6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2026-04-21 17:16:44 +00:00
Code Issues Projects Releases Wiki Activity

Correct result of divide.

Browse Source
This commit is contained in:
Thomas Harte
2026-03-09 10:53:53 -04:00
parent 2d1c865366
commit c41a70a690
2 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ClockReceiver/ClockReceiver.hpp
+1 -1
View File
@@ -132,7 +132,7 @@ public:
Clocks result;
result.length_ = length_ / divisor.length_;
length_ %= divisor.length_;
return reduce<DestinationClocks>();
return result.reduce<DestinationClocks>();
}
/*!
Machines/AmstradCPC/AmstradCPC.cpp
+3 -2
View File
@@ -123,7 +123,7 @@ class AYDeferrer {
public:
/// Constructs a new AY instance and sets its clock rate.
AYDeferrer() : ay_(GI::AY38910::Personality::AY38910, audio_queue_), speaker_(ay_) {
speaker_.set_input_rate(1000000);
speaker_.set_input_rate(1'000'000);
// Per the CPC Wiki:
// "A is output to the right, channel C is output left, and channel B is output to both left and right".
ay_.set_output_mixing(0.0, 0.5, 1.0, 1.0, 0.5, 0.0);
@@ -140,7 +140,8 @@ public:
/// Enqueues an update-to-now into the AY's deferred queue.
inline void update() {
speaker_.run_for(audio_queue_, cycles_since_update_.divide(HalfCycles(8)).reduce<Cycles>());
const auto cycles = cycles_since_update_.divide(HalfCycles(8)).reduce<Cycles>();
speaker_.run_for(audio_queue_, cycles);
}
/// Issues a request to the AY to perform all processing up to the current time.