6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-11 08:30:55 +00:00
Code Issues Projects Releases Wiki Activity

Log memory control meaningfully.

Browse Source
This commit is contained in:
Thomas Harte 2023-01-21 14:13:02 -05:00
parent e289e6e757
commit c9643c4145
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Machines/MasterSystem/MasterSystem.cpp
View File

@ -312,7 +312,7 @@ template <Analyser::Static::Sega::Target::Model model> class ConcreteMachine:
case 0x00: // i.e. even ports less than 0x40.
if constexpr (is_master_system(model)) {
// TODO: Obey the RAM enable.
LOG("Memory control: " << PADHEX(2) << memory_control_);
LOG("Memory control: " << PADHEX(2) << +memory_control_);
memory_control_ = *cycle.value;
page_cartridge();
}