6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2026-03-11 04:42:20 +00:00
Code Issues Projects Releases Wiki Activity

Improve consistency.

Browse Source
This commit is contained in:
Thomas Harte
2025-10-23 20:43:15 -04:00
parent 24e060abee
commit d42f005e17
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
Processors/6502Mk2/Perform.hpp
View File

@@ -95,10 +95,10 @@ void sbc(RegistersT &registers, const uint8_t operand) {
uint8_t result = registers.a + operand_complement + registers.flags.carry;
// All flags are set based only on the decimal result.
registers.flags.carry = result < registers.a + registers.flags.carry;
if constexpr (!is_65c02(model)) {
registers.flags.set_nz(result);
}
registers.flags.carry = Numeric::carried_out<Numeric::Operation::Add, 7>(registers.a, operand_complement, result);
registers.flags.set_v(result, registers.a, operand_complement);
// General SBC logic: