6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-21 21:33:54 +00:00
Code Issues Projects Releases Wiki Activity

Hit up some more = default opportunities.

Browse Source
This commit is contained in:
Thomas Harte 2024-02-17 15:42:31 -05:00
parent 9a74ab6a8e
commit d639dc8bcb
5 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Components/9918/Implementation/Storage.hpp
View File

@ -59,7 +59,7 @@ struct YamahaFetcher {
type(type),
id(id) {}
constexpr Event() noexcept {}
constexpr Event() noexcept = default;
};
// State that tracks fetching position within a line.

4
InstructionSets/x86/Instruction.hpp
View File

@ -564,7 +564,7 @@ constexpr Operation rep_operation(Operation operation, Repetition repetition) {
/// It cannot natively describe a base of ::None.
class ScaleIndexBase {
public:
constexpr ScaleIndexBase() noexcept {}
constexpr ScaleIndexBase() noexcept = default;
constexpr ScaleIndexBase(uint8_t sib) noexcept : sib_(sib) {}
constexpr ScaleIndexBase(int scale, Source index, Source base) noexcept :
sib_(uint8_t(
@ -703,7 +703,7 @@ template<bool is_32bit> class Instruction {
using ImmediateT = typename std::conditional<is_32bit, uint32_t, uint16_t>::type;
using AddressT = ImmediateT;
constexpr Instruction() noexcept {}
constexpr Instruction() noexcept = default;
constexpr Instruction(Operation operation) noexcept :
Instruction(operation, Source::None, Source::None, ScaleIndexBase(), false, AddressSize::b16, Source::None, DataSize::None, 0, 0) {}
constexpr Instruction(

2
Outputs/ScanTargets/BufferingScanTarget.hpp
View File

@ -203,7 +203,7 @@ class BufferingScanTarget: public Outputs::Display::ScanTarget {
struct PointerSet {
// This constructor is here to appease GCC's interpretation of
// an ambiguity in the C++ standard; cf. https://stackoverflow.com/questions/17430377
PointerSet() noexcept {}
PointerSet() noexcept = default;
// Squeezing this struct into 64 bits makes the std::atomics more likely
// to be lock free; they are under LLVM x86-64.

2
Processors/68000/68000.hpp
View File

@ -145,7 +145,7 @@ struct Microcycle: public MicrocycleOperationStorage<op> {
*/
SlicedInt16 *value = nullptr;
constexpr Microcycle() noexcept {}
constexpr Microcycle() noexcept = default;
constexpr Microcycle(OperationT dynamic_operation) noexcept {
if constexpr (op == Operation::DecodeDynamically) {
MicrocycleOperationStorage<op>::operation = dynamic_operation;

2
Storage/Disk/Encodings/MFM/Sector.hpp
View File

@ -40,7 +40,7 @@ struct Sector {
bool has_header_crc_error = false;
bool is_deleted = false;
Sector() noexcept {}
Sector() noexcept = default;
Sector(const Sector &&rhs) noexcept :
address(rhs.address),