6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-04-18 14:40:33 +00:00
Code Issues Projects Releases Wiki Activity

Correct ADDX/SUBX mode and register.

Browse Source
This commit is contained in:
Thomas Harte 2022-04-19 16:20:01 -04:00
parent cbf6ae81d0
commit e82f2a3810
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Processors/68000/Implementation/68000Storage.cpp
View File

@ -2012,9 +2012,9 @@ struct ProcessorStorageConstructor {
case Decoder::ADDX_SUBX: {
if(instruction & 0x8) {
// Use predecrementing address registers.
program.set_source(storage_, Ind, ea_register);
program.set_destination(storage_, Ind, data_register);
dumper.set_source_dest(Ind, 0, Ind, 0);
program.set_source(storage_, PreDec, ea_register);
program.set_destination(storage_, PreDec, data_register);
dumper.set_source_dest(PreDec, ea_register, PreDec, data_register);
if(is_long_word_access) {
// Access order is very atypical here: it's lower parts each for both words,