3220 Commits

Author	SHA1	Message	Date
Thomas Harte	bd62228cc6	The test set doesn't seem to do word rotation.	2024-03-10 22:40:37 -04:00
Thomas Harte	ccdd340c9a	Reads also may or may not be aligned. *sigh*	2024-03-10 22:34:56 -04:00
Thomas Harte	0b42f5fb30	Make further test-set allowances.	2024-03-10 22:29:40 -04:00
Thomas Harte	21278d028c	Correct unaligned accesses.	2024-03-10 21:56:19 -04:00
Thomas Harte	fbc273f114	Add invented model for tests.	2024-03-10 21:45:56 -04:00
Thomas Harte	06a5df029d	Summarise failures.	2024-03-10 16:56:39 -04:00
Thomas Harte	e17700b495	Permit digression for 03110002, temporarily.	2024-03-10 14:47:02 -04:00
Thomas Harte	655b1e516c	Test PSR and PC.	2024-03-10 14:14:18 -04:00
Thomas Harte	4e7a63f792	Do a de minimis checking of memory accesses.	2024-03-09 15:18:35 -05:00
Thomas Harte	a2896b9bd0	Test register values.	2024-03-09 15:11:12 -05:00
Thomas Harte	d6f882a8bb	Integrate PC and PSR, guarantee invisible register values.	2024-03-09 14:59:44 -05:00
Thomas Harte	08f50f3eff	Box in flags.	2024-03-08 23:01:29 -05:00
Thomas Harte	47f7340dfc	Start hacking in some ARM tests.	2024-03-08 22:54:42 -05:00
Thomas Harte	9406a97141	Add some register switch tests.	2024-03-08 11:34:10 -05:00
Thomas Harte	0d666f9935	Get a bit more rigorous about reporting.	2024-03-06 09:54:39 -05:00
Thomas Harte	6f0ad0ab71	Add an empty Archimedes shell.	2024-03-04 12:06:43 -05:00
Thomas Harte	3e80651a0e	Collect 'Electron' under 'Acorn'.	2024-03-04 11:31:25 -05:00
Thomas Harte	eae92a0cdb	Add a through path for Archimedes disk images.	2024-03-04 10:13:57 -05:00
Thomas Harte	230e9c6327	Obscure active.	2024-03-03 21:43:30 -05:00
Thomas Harte	11c4d2f09e	Add further exposition.	2024-03-03 21:38:27 -05:00
Thomas Harte	b42a6e447d	Tie down more corners.	2024-03-03 21:29:53 -05:00
Thomas Harte	4e7963ee81	Clarify PC semantics; remove faulty underscore.	2024-03-03 14:11:02 -05:00
Thomas Harte	945b7e90da	Add just enough to persuade self that execution is broadly sane.	2024-03-03 14:03:08 -05:00
Thomas Harte	99f0233b76	Fix immediate offset and data processing operation.	2024-03-02 23:27:37 -05:00
Thomas Harte	62da0dee7f	Unify reads.	2024-03-02 23:15:17 -05:00
Thomas Harte	1663d3d9d1	Introduce disaster of an attempted test run.	2024-03-02 22:40:12 -05:00
Thomas Harte	c0dd96eb7c	Add a catalogue entry for RISC OS.	2024-03-02 21:44:27 -05:00
Thomas Harte	c865da67e0	Introduce further barrel-shifter tests.	2024-03-02 15:12:03 -05:00
Thomas Harte	e6f77a9b80	Add logical right-shift tests.	2024-03-01 18:06:54 -05:00
Thomas Harte	42ba6d1281	Relocate execution code appropriately.	2024-03-01 15:02:47 -05:00
Thomas Harte	85b7afd530	Attempt a complete block data transfer.	2024-03-01 14:48:36 -05:00
Thomas Harte	f2f59a4de5	Attempt to deal with data aborts.	2024-03-01 10:38:08 -05:00
Thomas Harte	5759798ad7	Deal with downward write order.	2024-02-29 14:34:20 -05:00
Thomas Harte	ab1dd7f57e	Implement a little of block data transfer.	2024-02-29 11:33:40 -05:00
Thomas Harte	53a2ea3a57	Add address exception.	2024-02-29 10:49:11 -05:00
Thomas Harte	1f1e7236be	Add rotation.	2024-02-29 10:47:41 -05:00
Thomas Harte	fd2c5b6679	Make a quick first attempt at memory accesses.	2024-02-29 10:18:09 -05:00
Thomas Harte	0b287c55d5	Edge towards single data transfer.	2024-02-29 10:02:57 -05:00
Thomas Harte	93b4008f81	Localise flags, detect improper carry write.	2024-02-28 21:28:19 -05:00
Thomas Harte	904462b881	Regularise data transfers.	2024-02-28 21:23:57 -05:00
Thomas Harte	4d400c3cb7	Add easy exceptions.	2024-02-28 14:25:12 -05:00
Thomas Harte	c49b26701f	Relocate and clarify barrel shifts. ... With a view to independent testing.	2024-02-28 13:53:13 -05:00
Thomas Harte	9b42d35d56	Update interface.	2024-02-28 11:42:33 -05:00
Thomas Harte	645152a1fd	Implement branch.	2024-02-28 11:33:28 -05:00
Thomas Harte	487ade56ed	Add basic multiply.	2024-02-28 11:27:27 -05:00
Thomas Harte	5a48c15e46	Add scheduler side of PC writeback.	2024-02-28 10:15:23 -05:00
Thomas Harte	d6bf1808f9	Take a swing at PC-as-input.	2024-02-28 09:33:05 -05:00
Thomas Harte	b676153d21	State intention to merge status with other registers.	2024-02-27 15:36:34 -05:00
Thomas Harte	b4e0b46bac	Add notes on R15.	2024-02-27 10:04:30 -05:00
Thomas Harte	09c1b2d7db	Add missing shifts.	2024-02-27 09:55:24 -05:00