This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2024-11-26 23:52:26 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
0d2d04e17b
CLK
/
Processors
/
Z80
History
Thomas Harte
0d2d04e17b
Seeking proper [F/D]DCB emulation: the offset comes before the final byte of opcode, and adding seems to overlap with the opcode fetch, which does not increment R. Also needs to duplicate the result to visible registers.
2017-05-27 21:06:56 -04:00
..
Z80.cpp
First tentative steps towards adding a Z80 implementation.
2017-05-14 17:46:41 -04:00
Z80.hpp
Seeking proper [F/D]DCB emulation: the offset comes before the final byte of opcode, and adding seems to overlap with the opcode fetch, which does not increment R. Also needs to duplicate the result to visible registers.
2017-05-27 21:06:56 -04:00
Z80AllRAM.cpp
Fixed Z80's ownership of its fetch-decode-execute program, its habit of scheduling invalidly when hitting an unrecognised operation and the test machine's habit of dereferencing invalidly.
2017-05-22 21:50:34 -04:00
Z80AllRAM.hpp
Made an attempt to log bus activity for comparison with FUSE results.
2017-05-22 19:49:38 -04:00