This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2024-12-02 02:49:28 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
100fddcee1
CLK
/
Components
/
OPL2
/
Implementation
History
Thomas Harte
100fddcee1
Corrects divider, takes another whack at ADSR.
2020-04-20 18:58:10 -04:00
..
Channel.cpp
Rename Table.h; LogSin -> LogSign and make it a bit more typer.
2020-04-19 13:33:17 -04:00
Channel.hpp
Moves complete phase -> output calculation inside Operator.
2020-04-19 13:27:24 -04:00
Operator.cpp
Corrects divider, takes another whack at ADSR.
2020-04-20 18:58:10 -04:00
Operator.hpp
Rename Table.h; LogSin -> LogSign and make it a bit more typer.
2020-04-19 13:33:17 -04:00
Tables.hpp
Adds a test for lookup sine. And fixes lookup sine.
2020-04-20 18:40:47 -04:00