This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2026-04-19 02:22:39 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
Files
a5f2dfbc0cc4a3915f7193e326068599ee72fbdf
CLK
/
Processors
T
History
Thomas Harte
a5f2dfbc0c
Initialise registers to 0 for better testability.
...
TODO: is this the real initial state?
2022-05-25 11:47:42 -04:00
..
6502
Relocated RegisterSizes to Numeric.
2022-04-28 15:10:08 -04:00
6502Esque
Reshuffles enum to make macro tests marginally easier.
2020-11-03 20:17:09 -05:00
65816
Relocated RegisterSizes to Numeric.
2022-04-28 15:10:08 -04:00
68000
Remove
add_pc
and
decline_branch
in favour of operation-specific signals.
2022-05-09 16:19:25 -04:00
68000Mk2
Initialise registers to 0 for better testability.
2022-05-25 11:47:42 -04:00
Z80
Relocated RegisterSizes to Numeric.
2022-04-28 15:10:08 -04:00
AllRAMProcessor.cpp
Ups the 65816 test machine to a full 16mb RAM.
2020-10-11 21:18:01 -04:00
AllRAMProcessor.hpp
Ups the 65816 test machine to a full 16mb RAM.
2020-10-11 21:18:01 -04:00
Thomas Harte