This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2025-01-26 00:30:29 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
CLK
/
Processors
History
Thomas Harte
0d2d04e17b
Seeking proper [F/D]DCB emulation: the offset comes before the final byte of opcode, and adding seems to overlap with the opcode fetch, which does not increment R. Also needs to duplicate the result to visible registers.
2017-05-27 21:06:56 -04:00
..
6502
Restored the all RAM 6502's lack of power-on reset.
2017-05-17 21:43:40 -04:00
Z80
Seeking proper [F/D]DCB emulation: the offset comes before the final byte of opcode, and adding seems to overlap with the opcode fetch, which does not increment R. Also needs to duplicate the result to visible registers.
2017-05-27 21:06:56 -04:00
AllRAMProcessor.cpp
Added enough infrastructure to be able to react to the two CP/M calls this cares about.
2017-05-19 21:53:39 -04:00
AllRAMProcessor.hpp
Added enough infrastructure to be able to react to the two CP/M calls this cares about.
2017-05-19 21:53:39 -04:00
MicroOpScheduler.hpp
There's finally a loop in here, at least.
2017-05-15 22:25:52 -04:00
RegisterSizes.hpp
Pulled the 6502 into a CPU namespace, making it an instance of something that has micro-opcodes and schedules them, and factoring out the formulation of a register pair.
2017-05-14 22:08:15 -04:00