 Adrian Conlon
|
b3999c4959
|
Tempting as it is, pins can only be raised/lowered from the correct context.
|
2026-09-19 10:20:03 +01:00 |
|
|
Adrian Conlon
|
53f0b74014
|
More reset tweaks
|
2026-09-11 15:32:38 +01:00 |
|
|
Adrian Conlon
|
0e41855b84
|
Add motherboard tests, especially power-on reset circuit tests
|
2026-09-05 13:35:13 +01:00 |
|
|
Adrian Conlon
|
6114a3ab92
|
Whoops: missed lower level changes
|
2026-06-18 21:49:18 +01:00 |
|
|
Adrian Conlon
|
39561437e9
|
More performance improvements
|
2026-06-10 17:26:26 +01:00 |
|
|
Adrian Conlon
|
110c68a54e
|
Some small consistency changes. Interesting!
|
2026-05-28 18:01:33 +01:00 |
|
|
Adrian Conlon
|
932bcfd54e
|
Some small consistency tidyups.
|
2026-05-24 22:48:34 +01:00 |
|
|
Adrian Conlon
|
ec59b422b9
|
Simplify PC increment/decrement a little
|
2026-05-21 16:35:20 +01:00 |
|
|
Adrian Conlon
|
291266e4fc
|
Assert that which needs to be checked, but not thrown
|
2026-05-21 10:00:57 +01:00 |
|
|
Adrian Conlon
|
dfd4d1928f
|
Make "Pop" more like "Read". i.e. don't return a result, just use the value placed on the "bus"
|
2026-05-18 18:24:32 +01:00 |
|
|
Adrian Conlon
|
741feb4342
|
Performance change: avoid dropping Bus.Data return values
|
2026-05-18 17:28:41 +01:00 |
|
|
Adrian Conlon
|
9a011b3c57
|
Start implementing HD6309. Introduction of 32-bit operations has forced me to rename some of "Word" methods to better indicate size
|
2026-05-16 21:10:23 +01:00 |
|
|
Adrian Conlon
|
ab835297fd
|
Couple of small tidy ups
|
2026-05-16 13:50:14 +01:00 |
|
|
Adrian Conlon
|
e0fffdaa5e
|
Some performance improvements. About 50Mhz for Z80 emulator. 275Mhz to 325Mhz. Interesting.
|
2026-05-16 11:09:03 +01:00 |
|
|
Adrian Conlon
|
ac200d7f76
|
Simplify ignored return value handling
|
2026-05-12 22:21:13 +01:00 |
|
|
Adrian Conlon
|
699791f7a4
|
Simplify intermediate 16-bit register usage
|
2026-04-16 13:47:24 +01:00 |
|
|
Adrian Conlon
|
53e33b9eef
|
Some simplifications
|
2026-04-07 12:02:31 +01:00 |
|
|
Adrian Conlon
|
290f7583c5
|
Correct region mis-label
|
2026-03-27 18:14:24 +00:00 |
|
|
Adrian Conlon
|
ceacac4741
|
Fix up some oddities in the EightBit library
|
2025-10-06 13:44:31 +01:00 |
|
|
Adrian Conlon
|
9d208de9bb
|
Explicitly state order of operations in code, rather than relying upon RAII etc. (for speed. Much faster)
|
2025-08-04 15:47:26 +01:00 |
|
|
Adrian Conlon
|
60ef099208
|
Tidy some inconsistencies in various emulation
|
2025-08-01 15:01:20 +01:00 |
|
|
Adrian Conlon
|
2f338c6c46
|
Tidy register increment/decrement a little.
|
2025-07-25 16:32:30 +01:00 |
|
|
Adrian Conlon
|
c271b28495
|
Simplify bus addressing
|
2025-07-05 09:46:59 +01:00 |
|
|
Adrian Conlon
|
3bbf300e05
|
Simplify switching processor pin handling
|
2025-06-22 21:07:02 +01:00 |
|
 Adrian Conlon
|
8331b4818e
|
Couple of small Register16 adjustments
|
2025-05-11 21:30:15 +01:00 |
|
|
Adrian Conlon
|
36e983526e
|
Add increment/decrement operations to the Register16 class
|
2025-05-11 19:24:40 +01:00 |
|
|
Adrian Conlon
|
93e09c192f
|
Share instruction fetch and halt implementations
|
2025-05-04 11:41:28 +01:00 |
|
|
Adrian Conlon
|
2336222c97
|
Push more core processor handling into base classes.
|
2025-05-04 10:53:23 +01:00 |
|
|
Adrian Conlon
|
cbe871d365
|
Isolate program counter increment/decrement (to be used for HALT processing)
|
2025-05-03 23:25:06 +01:00 |
|
|
Adrian Conlon
|
898a2bc7ea
|
Try to bring the Z80 fusetest back to life
|
2025-05-03 02:09:31 +01:00 |
|
|
Adrian Conlon
|
b461eb97d6
|
Prefer to use events directly, rather than through "On" methods
|
2025-03-29 11:31:47 +00:00 |
|
|
Adrian Conlon
|
3d6b549c76
|
Turns out using lambdas to control pins is lovely and correct, but terribly slow. Back to a more traditional method.
|
2025-03-24 20:18:04 +00:00 |
|
|
Adrian Conlon
|
8a68fc5856
|
Library fixes
|
2025-03-18 21:32:44 +00:00 |
|
|
Adrian Conlon
|
691b800d1a
|
More .net 9 analysis changes
|
2024-10-12 12:24:42 +01:00 |
|
|
Adrian Conlon
|
9aa25fed7e
|
Apply all analysis suggestions
|
2024-10-12 09:14:29 +01:00 |
|
|
Adrian Conlon
|
f0815d4150
|
Code analysis corrections.
|
2024-10-09 22:15:25 +01:00 |
|
|
Adrian Conlon
|
d5c0dcc175
|
Correct style issues
|
2024-10-09 20:05:37 +01:00 |
|
|
Adrian Conlon
|
c8ac0f20dc
|
Step can be split a little to make it easier to override.
|
2024-07-24 17:21:49 +01:00 |
|
|
Adrian Conlon
|
0c8ed57b0d
|
Add easy to use Register16 assignment methods
|
2024-07-01 23:27:35 +01:00 |
|
|
Adrian Conlon
|
1a9b6d3db6
|
More "Word" optimisations
|
2024-06-30 14:36:32 +01:00 |
|
|
Adrian Conlon
|
d8fad7b988
|
Try to minimise use of "Word" from Register16
|
2024-06-30 12:30:07 +01:00 |
|
|
Adrian Conlon
|
325bee8539
|
Couple of small processor improvements
|
2024-06-29 22:50:52 +01:00 |
|
|
Adrian Conlon
|
6e46c8e47f
|
Rationalise use of "intermediate" Register16
|
2024-06-29 13:38:55 +01:00 |
|
|
Adrian Conlon
|
9e9d86423d
|
get the C# code up to date with the C++ code. Much better support for undocumented modes/instructions etc.
|
2024-05-28 13:59:37 +01:00 |
|
|
Adrian Conlon
|
e0235f396e
|
IDE suggestions
|
2024-05-19 09:07:20 +01:00 |
|
|
Adrian Conlon
|
47ecdad3e8
|
Work towards accurate bus/memory/io timings. Especially Z80 m-cycle timing.
Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
|
2020-07-05 00:09:51 +01:00 |
|
|
Adrian Conlon
|
c15ec96862
|
Make the Z80 implementation M-Cycle accurate. I think!
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
|
2019-11-30 14:06:38 +00:00 |
|
|
Adrian Conlon
|
f01e3e0430
|
Tighten up the sequence associated with changing pin levels + fix persistent HALT/PC bug
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
|
2019-09-06 22:50:21 +01:00 |
|
|
Adrian Conlon
|
c06f556669
|
Simplify SignExtend a little.
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
|
2019-08-15 22:45:56 +01:00 |
|
|
Adrian Conlon
|
32731dc706
|
Add MC6809 disassembler (untested!)
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
|
2019-04-28 20:59:31 +01:00 |
|