mirror of
https://github.com/cc65/cc65.git
synced 2024-12-25 02:29:52 +00:00
132 lines
3.9 KiB
ArmAsm
132 lines
3.9 KiB
ArmAsm
;
|
|
; Startup code for cc65 (PCEngine version)
|
|
;
|
|
; by Groepaz/Hitmen <groepaz@gmx.net>
|
|
; based on code by Ullrich von Bassewitz <uz@cc65.org>
|
|
;
|
|
; 2018-02-11, Greg King
|
|
;
|
|
|
|
.export _exit
|
|
.export __STARTUP__ : absolute = 1 ; Mark as startup
|
|
|
|
.import initlib, donelib
|
|
.import push0, _main
|
|
.import IRQStub
|
|
|
|
; Linker-generated
|
|
.import __CARTSIZE__
|
|
.import __DATA_LOAD__, __DATA_RUN__, __DATA_SIZE__
|
|
.import __BSS_RUN__, __BSS_SIZE__
|
|
.import __MAIN_START__, __MAIN_SIZE__, __STACKSIZE__
|
|
|
|
.include "pce.inc"
|
|
.include "extzp.inc"
|
|
|
|
.importzp sp
|
|
|
|
; ------------------------------------------------------------------------
|
|
; Place the startup code in a special segment.
|
|
|
|
.segment "STARTUP"
|
|
|
|
start:
|
|
|
|
; Set up the CPU and System-IRQ
|
|
|
|
; Initialize CPU
|
|
sei
|
|
nop
|
|
csh ; Set high speed CPU mode
|
|
nop
|
|
|
|
; Set up stack and memory mapping
|
|
ldx #$FF ; Stack top ($21FF)
|
|
txs
|
|
|
|
; At power-on, most MPRs have random values; so, initiate them.
|
|
lda #$FF
|
|
tam #%00000001 ; $0000-$1FFF = Hardware bank
|
|
lda #$F8
|
|
tam #%00000010 ; $2000-$3FFF = Work RAM
|
|
;lda #$F7
|
|
;tam #%00000100 ; $4000-$47FF = 2K Battery-backed RAM
|
|
;lda #4
|
|
;tam #%00001000 ; $6000-$7FFF
|
|
|
|
lda #$01
|
|
ldx #>$8000
|
|
cpx #>__CARTSIZE__
|
|
bcc @L1 ;(blt)
|
|
tam #%00010000 ; $8000-$9FFF = ROM bank 1 (32K block of ROM)
|
|
inc a
|
|
tam #%00100000 ; $A000-$BFFF = ROM bank 2
|
|
inc a
|
|
@L1: tam #%01000000 ; $C000-$DFFF = ROM bank 3 (32K) or 1 (16K)
|
|
;lda #$00 ; (The reset default)
|
|
;tam #%10000000 ; $E000-$FFFF hucard/syscard bank 0
|
|
|
|
; Initialize hardware
|
|
stz TIMER_CTRL ; Timer off
|
|
lda #$07
|
|
sta IRQ_MASK ; Interrupts off
|
|
stz IRQ_STATUS ; Acknowledge timer
|
|
|
|
; FIXME; i dont know why the heck this one doesnt work when called from a constructor :/
|
|
.import vdc_init
|
|
jsr vdc_init
|
|
|
|
; Turn on background and VD interrupt/IRQ1
|
|
lda #$05
|
|
sta IRQ_MASK ; IRQ1=on
|
|
|
|
; Copy the .data segment to RAM
|
|
tii __DATA_LOAD__, __DATA_RUN__, __DATA_SIZE__
|
|
|
|
; Clear the .bss segment
|
|
stz __BSS_RUN__
|
|
tii __BSS_RUN__, __BSS_RUN__ + 1, __BSS_SIZE__ - 1
|
|
|
|
; Set up the stack
|
|
lda #<(__MAIN_START__ + __MAIN_SIZE__ + __STACKSIZE__)
|
|
ldx #>(__MAIN_START__ + __MAIN_SIZE__ + __STACKSIZE__)
|
|
sta sp
|
|
stx sp + 1
|
|
|
|
; Call module constructors
|
|
jsr initlib
|
|
|
|
cli ; allow IRQ only after constructors have run
|
|
|
|
; Pass an empty command line
|
|
jsr push0 ; argc
|
|
jsr push0 ; argv
|
|
|
|
ldy #4 ; Argument size
|
|
jsr _main ; Call the users code
|
|
|
|
; Call module destructors. This is also the _exit entry.
|
|
_exit:
|
|
jsr donelib ; Run module destructors
|
|
|
|
; reset the PCEngine (start over)
|
|
jmp start
|
|
|
|
_nmi:
|
|
rti
|
|
|
|
.export initmainargs
|
|
initmainargs:
|
|
rts
|
|
|
|
; ------------------------------------------------------------------------
|
|
; hardware vectors
|
|
; ------------------------------------------------------------------------
|
|
.segment "VECTORS"
|
|
|
|
.word IRQStub ; $fff6 IRQ2 (External IRQ, BRK)
|
|
.word IRQStub ; $fff8 IRQ1 (VDC)
|
|
.word IRQStub ; $fffa Timer
|
|
.word _nmi ; $fffc NMI
|
|
.word start ; $fffe reset
|