2009-05-03 12:57:15 +00:00
|
|
|
//===- MSP430InstrInfo.h - MSP430 Instruction Information -------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the MSP430 implementation of the TargetInstrInfo class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef LLVM_TARGET_MSP430INSTRINFO_H
|
|
|
|
#define LLVM_TARGET_MSP430INSTRINFO_H
|
|
|
|
|
|
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
|
|
|
#include "MSP430RegisterInfo.h"
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
|
|
|
class MSP430TargetMachine;
|
|
|
|
|
2009-05-03 13:12:06 +00:00
|
|
|
namespace MSP430 {
|
2009-05-03 13:12:23 +00:00
|
|
|
// MSP430 specific condition code.
|
2009-05-03 13:12:06 +00:00
|
|
|
enum CondCode {
|
|
|
|
COND_E = 0, // aka COND_Z
|
|
|
|
COND_NE = 1, // aka COND_NZ
|
|
|
|
COND_HS = 2, // aka COND_C
|
|
|
|
COND_LO = 3, // aka COND_NC
|
|
|
|
COND_GE = 4,
|
|
|
|
COND_L = 5,
|
|
|
|
|
|
|
|
COND_INVALID
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2009-05-03 12:57:15 +00:00
|
|
|
class MSP430InstrInfo : public TargetInstrInfoImpl {
|
|
|
|
const MSP430RegisterInfo RI;
|
|
|
|
MSP430TargetMachine &TM;
|
|
|
|
public:
|
|
|
|
explicit MSP430InstrInfo(MSP430TargetMachine &TM);
|
|
|
|
|
|
|
|
/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
|
|
|
|
/// such, whenever a client has an instance of instruction info, it should
|
|
|
|
/// always be able to get register info as well (through this method).
|
|
|
|
///
|
|
|
|
virtual const TargetRegisterInfo &getRegisterInfo() const { return RI; }
|
2009-05-03 13:02:04 +00:00
|
|
|
|
|
|
|
bool copyRegToReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
|
|
|
unsigned DestReg, unsigned SrcReg,
|
|
|
|
const TargetRegisterClass *DestRC,
|
|
|
|
const TargetRegisterClass *SrcRC) const;
|
|
|
|
|
|
|
|
bool isMoveInstr(const MachineInstr& MI,
|
|
|
|
unsigned &SrcReg, unsigned &DstReg,
|
|
|
|
unsigned &SrcSubIdx, unsigned &DstSubIdx) const;
|
2009-05-03 13:09:57 +00:00
|
|
|
|
|
|
|
virtual void storeRegToStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MI,
|
2009-05-03 13:11:04 +00:00
|
|
|
unsigned SrcReg, bool isKill,
|
|
|
|
int FrameIndex,
|
2009-05-03 13:09:57 +00:00
|
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
virtual void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MI,
|
|
|
|
unsigned DestReg, int FrameIdx,
|
|
|
|
const TargetRegisterClass *RC) const;
|
2009-05-03 13:11:04 +00:00
|
|
|
|
|
|
|
virtual bool spillCalleeSavedRegisters(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MI,
|
|
|
|
const std::vector<CalleeSavedInfo> &CSI) const;
|
|
|
|
virtual bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MI,
|
|
|
|
const std::vector<CalleeSavedInfo> &CSI) const;
|
|
|
|
|
2009-05-03 13:15:22 +00:00
|
|
|
virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
|
|
|
|
MachineBasicBlock *FBB,
|
|
|
|
const SmallVectorImpl<MachineOperand> &Cond) const;
|
|
|
|
|
2009-05-03 12:57:15 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|