2010-11-15 08:49:58 +00:00
|
|
|
//===-- PPCAsmBackend.cpp - PPC Assembler Backend -------------------------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-07-25 23:24:55 +00:00
|
|
|
#include "llvm/MC/MCAsmBackend.h"
|
2011-07-25 19:53:23 +00:00
|
|
|
#include "MCTargetDesc/PPCMCTargetDesc.h"
|
|
|
|
#include "MCTargetDesc/PPCFixupKinds.h"
|
2011-08-02 15:51:38 +00:00
|
|
|
#include "llvm/MC/MCELFObjectWriter.h"
|
2010-12-16 16:08:33 +00:00
|
|
|
#include "llvm/MC/MCMachObjectWriter.h"
|
2010-11-15 08:49:58 +00:00
|
|
|
#include "llvm/MC/MCSectionMachO.h"
|
|
|
|
#include "llvm/MC/MCObjectWriter.h"
|
2011-06-24 23:44:37 +00:00
|
|
|
#include "llvm/MC/MCValue.h"
|
2010-11-27 04:38:36 +00:00
|
|
|
#include "llvm/Object/MachOFormat.h"
|
2011-08-02 15:51:38 +00:00
|
|
|
#include "llvm/Support/ELF.h"
|
|
|
|
#include "llvm/Support/ErrorHandling.h"
|
2011-08-24 18:08:43 +00:00
|
|
|
#include "llvm/Support/TargetRegistry.h"
|
2010-11-15 08:49:58 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
2011-08-02 15:51:38 +00:00
|
|
|
static unsigned adjustFixupValue(unsigned Kind, uint64_t Value) {
|
|
|
|
switch (Kind) {
|
|
|
|
default:
|
|
|
|
llvm_unreachable("Unknown fixup kind!");
|
|
|
|
case FK_Data_1:
|
|
|
|
case FK_Data_2:
|
|
|
|
case FK_Data_4:
|
|
|
|
return Value;
|
|
|
|
case PPC::fixup_ppc_brcond14:
|
|
|
|
return Value & 0x3ffc;
|
|
|
|
case PPC::fixup_ppc_br24:
|
|
|
|
return Value & 0x3fffffc;
|
|
|
|
#if 0
|
|
|
|
case PPC::fixup_ppc_hi16:
|
|
|
|
return (Value >> 16) & 0xffff;
|
|
|
|
#endif
|
|
|
|
case PPC::fixup_ppc_ha16:
|
|
|
|
return ((Value >> 16) + ((Value & 0x8000) ? 1 : 0)) & 0xffff;
|
|
|
|
case PPC::fixup_ppc_lo16:
|
|
|
|
return Value & 0xffff;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-11-15 08:49:58 +00:00
|
|
|
namespace {
|
2010-12-16 16:09:19 +00:00
|
|
|
class PPCMachObjectWriter : public MCMachObjectTargetWriter {
|
2010-12-16 17:21:02 +00:00
|
|
|
public:
|
|
|
|
PPCMachObjectWriter(bool Is64Bit, uint32_t CPUType,
|
|
|
|
uint32_t CPUSubtype)
|
|
|
|
: MCMachObjectTargetWriter(Is64Bit, CPUType, CPUSubtype) {}
|
2011-06-24 23:44:37 +00:00
|
|
|
|
|
|
|
void RecordRelocation(MachObjectWriter *Writer,
|
|
|
|
const MCAssembler &Asm, const MCAsmLayout &Layout,
|
|
|
|
const MCFragment *Fragment, const MCFixup &Fixup,
|
|
|
|
MCValue Target, uint64_t &FixedValue) {}
|
2010-12-16 16:09:19 +00:00
|
|
|
};
|
|
|
|
|
2011-08-02 15:51:38 +00:00
|
|
|
class PPCELFObjectWriter : public MCELFObjectTargetWriter {
|
|
|
|
public:
|
|
|
|
PPCELFObjectWriter(bool Is64Bit, Triple::OSType OSType, uint16_t EMachine,
|
|
|
|
bool HasRelocationAddend, bool isLittleEndian)
|
|
|
|
: MCELFObjectTargetWriter(Is64Bit, OSType, EMachine, HasRelocationAddend) {}
|
|
|
|
};
|
|
|
|
|
2011-07-25 23:24:55 +00:00
|
|
|
class PPCAsmBackend : public MCAsmBackend {
|
2010-12-16 16:08:43 +00:00
|
|
|
const Target &TheTarget;
|
|
|
|
public:
|
2011-07-25 23:24:55 +00:00
|
|
|
PPCAsmBackend(const Target &T) : MCAsmBackend(), TheTarget(T) {}
|
2010-12-16 03:20:06 +00:00
|
|
|
|
2010-12-16 16:08:43 +00:00
|
|
|
unsigned getNumFixupKinds() const { return PPC::NumTargetFixupKinds; }
|
|
|
|
|
|
|
|
const MCFixupKindInfo &getFixupKindInfo(MCFixupKind Kind) const {
|
|
|
|
const static MCFixupKindInfo Infos[PPC::NumTargetFixupKinds] = {
|
|
|
|
// name offset bits flags
|
|
|
|
{ "fixup_ppc_br24", 6, 24, MCFixupKindInfo::FKF_IsPCRel },
|
|
|
|
{ "fixup_ppc_brcond14", 16, 14, MCFixupKindInfo::FKF_IsPCRel },
|
|
|
|
{ "fixup_ppc_lo16", 16, 16, 0 },
|
|
|
|
{ "fixup_ppc_ha16", 16, 16, 0 },
|
|
|
|
{ "fixup_ppc_lo14", 16, 14, 0 }
|
|
|
|
};
|
|
|
|
|
|
|
|
if (Kind < FirstTargetFixupKind)
|
2011-07-25 23:24:55 +00:00
|
|
|
return MCAsmBackend::getFixupKindInfo(Kind);
|
2010-12-16 16:08:43 +00:00
|
|
|
|
|
|
|
assert(unsigned(Kind - FirstTargetFixupKind) < getNumFixupKinds() &&
|
|
|
|
"Invalid kind!");
|
|
|
|
return Infos[Kind - FirstTargetFixupKind];
|
|
|
|
}
|
|
|
|
|
|
|
|
bool MayNeedRelaxation(const MCInst &Inst) const {
|
|
|
|
// FIXME.
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
void RelaxInstruction(const MCInst &Inst, MCInst &Res) const {
|
|
|
|
// FIXME.
|
|
|
|
assert(0 && "RelaxInstruction() unimplemented");
|
|
|
|
}
|
|
|
|
|
|
|
|
bool WriteNopData(uint64_t Count, MCObjectWriter *OW) const {
|
|
|
|
// FIXME: Zero fill for now. That's not right, but at least will get the
|
|
|
|
// section size right.
|
|
|
|
for (uint64_t i = 0; i != Count; ++i)
|
|
|
|
OW->Write8(0);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned getPointerSize() const {
|
|
|
|
StringRef Name = TheTarget.getName();
|
|
|
|
if (Name == "ppc64") return 8;
|
|
|
|
assert(Name == "ppc32" && "Unknown target name!");
|
|
|
|
return 4;
|
|
|
|
}
|
|
|
|
};
|
2010-11-15 08:49:58 +00:00
|
|
|
} // end anonymous namespace
|
|
|
|
|
|
|
|
|
|
|
|
// FIXME: This should be in a separate file.
|
|
|
|
namespace {
|
|
|
|
class DarwinPPCAsmBackend : public PPCAsmBackend {
|
|
|
|
public:
|
2010-12-17 02:06:08 +00:00
|
|
|
DarwinPPCAsmBackend(const Target &T) : PPCAsmBackend(T) { }
|
2010-11-15 08:49:58 +00:00
|
|
|
|
2010-12-06 19:08:48 +00:00
|
|
|
void ApplyFixup(const MCFixup &Fixup, char *Data, unsigned DataSize,
|
2010-11-15 08:49:58 +00:00
|
|
|
uint64_t Value) const {
|
|
|
|
assert(0 && "UNIMP");
|
|
|
|
}
|
|
|
|
|
|
|
|
MCObjectWriter *createObjectWriter(raw_ostream &OS) const {
|
|
|
|
bool is64 = getPointerSize() == 8;
|
2010-12-16 17:21:02 +00:00
|
|
|
return createMachObjectWriter(new PPCMachObjectWriter(
|
|
|
|
/*Is64Bit=*/is64,
|
|
|
|
(is64 ? object::mach::CTM_PowerPC64 :
|
|
|
|
object::mach::CTM_PowerPC),
|
|
|
|
object::mach::CSPPC_ALL),
|
|
|
|
OS, /*IsLittleEndian=*/false);
|
2010-11-15 08:49:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
virtual bool doesSectionRequireSymbols(const MCSection &Section) const {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
};
|
2011-08-02 15:51:38 +00:00
|
|
|
|
|
|
|
class ELFPPCAsmBackend : public PPCAsmBackend {
|
|
|
|
Triple::OSType OSType;
|
|
|
|
public:
|
|
|
|
ELFPPCAsmBackend(const Target &T, Triple::OSType OSType) :
|
|
|
|
PPCAsmBackend(T), OSType(OSType) { }
|
|
|
|
|
|
|
|
void ApplyFixup(const MCFixup &Fixup, char *Data, unsigned DataSize,
|
|
|
|
uint64_t Value) const {
|
|
|
|
Value = adjustFixupValue(Fixup.getKind(), Value);
|
|
|
|
if (!Value) return; // Doesn't change encoding.
|
|
|
|
|
|
|
|
unsigned Offset = Fixup.getOffset();
|
|
|
|
|
|
|
|
// For each byte of the fragment that the fixup touches, mask in the bits from
|
|
|
|
// the fixup value. The Value has been "split up" into the appropriate
|
|
|
|
// bitfields above.
|
|
|
|
for (unsigned i = 0; i != 4; ++i)
|
|
|
|
Data[Offset + i] |= uint8_t((Value >> ((4 - i - 1)*8)) & 0xff);
|
|
|
|
}
|
|
|
|
|
|
|
|
MCObjectWriter *createObjectWriter(raw_ostream &OS) const {
|
|
|
|
bool is64 = getPointerSize() == 8;
|
|
|
|
return createELFObjectWriter(new PPCELFObjectWriter(
|
|
|
|
/*Is64Bit=*/is64,
|
|
|
|
OSType,
|
|
|
|
is64 ? ELF::EM_PPC64 : ELF::EM_PPC,
|
|
|
|
/*addend*/ true, /*isLittleEndian*/ false),
|
|
|
|
OS, /*IsLittleEndian=*/false);
|
|
|
|
}
|
|
|
|
|
|
|
|
virtual bool doesSectionRequireSymbols(const MCSection &Section) const {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2010-11-15 08:49:58 +00:00
|
|
|
} // end anonymous namespace
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2011-07-25 23:24:55 +00:00
|
|
|
MCAsmBackend *llvm::createPPCAsmBackend(const Target &T, StringRef TT) {
|
2011-04-19 21:14:45 +00:00
|
|
|
if (Triple(TT).isOSDarwin())
|
2010-11-15 08:49:58 +00:00
|
|
|
return new DarwinPPCAsmBackend(T);
|
2011-04-19 21:14:45 +00:00
|
|
|
|
2011-08-02 15:51:38 +00:00
|
|
|
return new ELFPPCAsmBackend(T, Triple(TT).getOS());
|
2010-11-15 08:49:58 +00:00
|
|
|
}
|