2013-02-07 14:02:33 +00:00
|
|
|
; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
|
|
|
|
|
|
|
|
; These tests are for condition codes that are not supported by the hardware
|
|
|
|
|
|
|
|
; CHECK: @slt
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGT_INT * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
; CHECK-NEXT: 5(7.006492e-45)
|
2013-02-07 14:02:33 +00:00
|
|
|
define void @slt(i32 addrspace(1)* %out, i32 %in) {
|
|
|
|
entry:
|
|
|
|
%0 = icmp slt i32 %in, 5
|
|
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; CHECK: @ult_i32
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGT_UINT * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
; CHECK-NEXT: 5(7.006492e-45)
|
2013-02-07 14:02:33 +00:00
|
|
|
define void @ult_i32(i32 addrspace(1)* %out, i32 %in) {
|
|
|
|
entry:
|
|
|
|
%0 = icmp ult i32 %in, 5
|
|
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; CHECK: @ult_float
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGT * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
; CHECK-NEXT: 1084227584(5.000000e+00)
|
2013-02-07 14:02:35 +00:00
|
|
|
define void @ult_float(float addrspace(1)* %out, float %in) {
|
2013-02-07 14:02:33 +00:00
|
|
|
entry:
|
|
|
|
%0 = fcmp ult float %in, 5.0
|
2013-02-07 14:02:35 +00:00
|
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
|
|
store float %1, float addrspace(1)* %out
|
2013-02-07 14:02:33 +00:00
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; CHECK: @olt
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGT * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
;CHECK-NEXT: 1084227584(5.000000e+00)
|
2013-02-07 14:02:35 +00:00
|
|
|
define void @olt(float addrspace(1)* %out, float %in) {
|
2013-02-07 14:02:33 +00:00
|
|
|
entry:
|
|
|
|
%0 = fcmp olt float %in, 5.0
|
2013-02-07 14:02:35 +00:00
|
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
|
|
store float %1, float addrspace(1)* %out
|
2013-02-07 14:02:33 +00:00
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; CHECK: @sle
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGT_INT * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
; CHECK-NEXT: 6(8.407791e-45)
|
2013-02-07 14:02:33 +00:00
|
|
|
define void @sle(i32 addrspace(1)* %out, i32 %in) {
|
|
|
|
entry:
|
|
|
|
%0 = icmp sle i32 %in, 5
|
|
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; CHECK: @ule_i32
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGT_UINT * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
; CHECK-NEXT: 6(8.407791e-45)
|
2013-02-07 14:02:33 +00:00
|
|
|
define void @ule_i32(i32 addrspace(1)* %out, i32 %in) {
|
|
|
|
entry:
|
|
|
|
%0 = icmp ule i32 %in, 5
|
|
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; CHECK: @ule_float
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGE * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
; CHECK-NEXT: 1084227584(5.000000e+00)
|
2013-02-07 14:02:35 +00:00
|
|
|
define void @ule_float(float addrspace(1)* %out, float %in) {
|
2013-02-07 14:02:33 +00:00
|
|
|
entry:
|
|
|
|
%0 = fcmp ule float %in, 5.0
|
2013-02-07 14:02:35 +00:00
|
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
|
|
store float %1, float addrspace(1)* %out
|
2013-02-07 14:02:33 +00:00
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; CHECK: @ole
|
2013-05-02 21:52:30 +00:00
|
|
|
; CHECK: SETGE * T{{[0-9]+\.[XYZW]}}, literal.x, {{T[0-9]+\.[XYZW]}},
|
|
|
|
; CHECK-NEXT:1084227584(5.000000e+00)
|
2013-02-07 14:02:35 +00:00
|
|
|
define void @ole(float addrspace(1)* %out, float %in) {
|
2013-02-07 14:02:33 +00:00
|
|
|
entry:
|
|
|
|
%0 = fcmp ole float %in, 5.0
|
2013-02-07 14:02:35 +00:00
|
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
|
|
store float %1, float addrspace(1)* %out
|
2013-02-07 14:02:33 +00:00
|
|
|
ret void
|
|
|
|
}
|