2014-08-29 17:02:28 +00:00
|
|
|
; RUN: llc -mtriple=thumbv7-linux-gnueabihf -o - -show-mc-encoding -t2-reduce-limit=0 -t2-reduce-limit2=0 %s | FileCheck %s
|
2014-08-29 15:04:40 +00:00
|
|
|
; RUN: llc -mtriple=thumbv7-linux-gnueabihf -o - -show-mc-encoding %s | FileCheck %s --check-prefix=CHECK-OPT
|
|
|
|
|
|
|
|
|
|
define i32 @and(i32 %a, i32 %b) nounwind readnone {
|
|
|
|
|
; CHECK-LABEL: and:
|
|
|
|
|
; CHECK: and.w r{{[0-9]+}}, r{{[0-9]+}}, r{{[0-9]+}} @ encoding: [{{0x..,0x..,0x..,0x..}}]
|
2014-08-29 15:13:35 +00:00
|
|
|
; CHECK-OPT: ands r{{[0-7]}}, r{{[0-7]}} @ encoding: [{{0x..,0x..}}]
|
2014-08-29 15:04:40 +00:00
|
|
|
entry:
|
|
|
|
|
%and = and i32 %b, %a
|
|
|
|
|
ret i32 %and
|
|
|
|
|
}
|
|
|
|
|
|
2014-08-29 17:02:28 +00:00
|
|
|
define i32 @asr-imm(i32 %a) nounwind readnone {
|
|
|
|
|
; CHECK-LABEL: "asr-imm":
|
|
|
|
|
; CHECK: asr.w r{{[0-9]+}}, r{{[0-9]+}}, #13 @ encoding: [{{0x..,0x..,0x..,0x..}}]
|
|
|
|
|
; CHECK-OPT: asrs r{{[0-7]}}, r{{[0-7]}}, #13 @ encoding: [{{0x..,0x..}}]
|
|
|
|
|
entry:
|
|
|
|
|
%shr = ashr i32 %a, 13
|
|
|
|
|
ret i32 %shr
|
|
|
|
|
}
|
2014-08-29 17:19:00 +00:00
|
|
|
|
|
|
|
|
define i32 @asr-reg(i32 %a, i32 %b) nounwind readnone {
|
|
|
|
|
; CHECK-LABEL: "asr-reg":
|
|
|
|
|
; CHECK: asr.w r{{[0-9]+}}, r{{[0-9]+}}, r{{[0-9]+}} @ encoding: [{{0x..,0x..,0x..,0x..}}]
|
|
|
|
|
; CHECK-OPT: asrs r{{[0-7]}}, r{{[0-7]}} @ encoding: [{{0x..,0x..}}]
|
|
|
|
|
entry:
|
|
|
|
|
%shr = ashr i32 %a, %b
|
|
|
|
|
ret i32 %shr
|
|
|
|
|
}
|
