2007-06-06 07:42:06 +00:00
|
|
|
//===-- MipsISelLowering.h - Mips DAG Lowering Interface --------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2007-06-06 07:42:06 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file defines the interfaces that Mips uses to lower LLVM code into a
|
|
|
|
// selection DAG.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef MipsISELLOWERING_H
|
|
|
|
#define MipsISELLOWERING_H
|
|
|
|
|
|
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
|
|
|
#include "llvm/Target/TargetLowering.h"
|
|
|
|
#include "Mips.h"
|
|
|
|
#include "MipsSubtarget.h"
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
namespace MipsISD {
|
|
|
|
enum NodeType {
|
|
|
|
// Start the numbering from where ISD NodeType finishes.
|
|
|
|
FIRST_NUMBER = ISD::BUILTIN_OP_END+Mips::INSTRUCTION_LIST_END,
|
|
|
|
|
|
|
|
// Jump and link (call)
|
|
|
|
JmpLink,
|
|
|
|
|
|
|
|
// Get the Higher 16 bits from a 32-bit immediate
|
|
|
|
// No relation with Mips Hi register
|
|
|
|
Hi,
|
|
|
|
|
|
|
|
// Get the Lower 16 bits from a 32-bit immediate
|
|
|
|
// No relation with Mips Lo register
|
|
|
|
Lo,
|
|
|
|
|
2008-07-21 18:52:34 +00:00
|
|
|
// Handle gp_rel (small data/bss sections) relocation.
|
|
|
|
GPRel,
|
|
|
|
|
2008-06-06 00:58:26 +00:00
|
|
|
// Select CC Pseudo Instruction
|
|
|
|
SelectCC,
|
|
|
|
|
2008-07-09 04:45:36 +00:00
|
|
|
// Floating Point Branch Conditional
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53146 91177308-0d34-0410-b5e6-96231b3b80d8
2008-07-05 19:05:21 +00:00
|
|
|
FPBrcond,
|
|
|
|
|
2008-07-09 04:45:36 +00:00
|
|
|
// Floating Point Compare
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53146 91177308-0d34-0410-b5e6-96231b3b80d8
2008-07-05 19:05:21 +00:00
|
|
|
FPCmp,
|
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
// Return
|
2007-11-05 03:02:32 +00:00
|
|
|
Ret
|
2007-06-06 07:42:06 +00:00
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
//===--------------------------------------------------------------------===//
|
|
|
|
// TargetLowering Implementation
|
|
|
|
//===--------------------------------------------------------------------===//
|
|
|
|
class MipsTargetLowering : public TargetLowering
|
|
|
|
{
|
|
|
|
// FrameIndex for return slot.
|
|
|
|
int ReturnAddrIndex;
|
|
|
|
public:
|
|
|
|
|
2007-08-02 21:21:54 +00:00
|
|
|
explicit MipsTargetLowering(MipsTargetMachine &TM);
|
2007-06-06 07:42:06 +00:00
|
|
|
|
|
|
|
/// LowerOperation - Provide custom lowering hooks for some operations.
|
|
|
|
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
|
|
|
|
/// getTargetNodeName - This method returns the name of a target specific
|
|
|
|
// DAG node.
|
|
|
|
virtual const char *getTargetNodeName(unsigned Opcode) const;
|
|
|
|
|
2008-03-10 15:42:14 +00:00
|
|
|
/// getSetCCResultType - get the ISD::SETCC result ValueType
|
2008-06-06 12:08:01 +00:00
|
|
|
MVT getSetCCResultType(const SDOperand &) const;
|
2008-03-10 15:42:14 +00:00
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
private:
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53146 91177308-0d34-0410-b5e6-96231b3b80d8
2008-07-05 19:05:21 +00:00
|
|
|
// Subtarget Info
|
|
|
|
const MipsSubtarget *Subtarget;
|
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
// Lower Operand helpers
|
|
|
|
SDOperand LowerCCCArguments(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
SDOperand LowerCCCCallTo(SDOperand Op, SelectionDAG &DAG, unsigned CC);
|
|
|
|
SDNode *LowerCallResult(SDOperand Chain, SDOperand InFlag, SDNode*TheCall,
|
|
|
|
unsigned CallingConv, SelectionDAG &DAG);
|
2008-07-21 18:52:34 +00:00
|
|
|
bool IsGlobalInSmallSection(GlobalValue *GV);
|
2008-07-23 16:01:50 +00:00
|
|
|
bool IsInSmallSection(unsigned Size);
|
2007-06-06 07:42:06 +00:00
|
|
|
|
|
|
|
// Lower Operand specifics
|
|
|
|
SDOperand LowerRET(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
SDOperand LowerCALL(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
SDOperand LowerFORMAL_ARGUMENTS(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
SDOperand LowerGlobalAddress(SDOperand Op, SelectionDAG &DAG);
|
2007-07-11 17:19:51 +00:00
|
|
|
SDOperand LowerGlobalTLSAddress(SDOperand Op, SelectionDAG &DAG);
|
2007-11-12 19:49:57 +00:00
|
|
|
SDOperand LowerJumpTable(SDOperand Op, SelectionDAG &DAG);
|
2008-07-09 04:15:08 +00:00
|
|
|
SDOperand LowerConstantPool(SDOperand Op, SelectionDAG &DAG);
|
2008-06-06 00:58:26 +00:00
|
|
|
SDOperand LowerSELECT_CC(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
|
|
|
|
virtual MachineBasicBlock *EmitInstrWithCustomInserter(MachineInstr *MI,
|
|
|
|
MachineBasicBlock *MBB);
|
2007-06-06 07:42:06 +00:00
|
|
|
|
2007-08-21 16:09:25 +00:00
|
|
|
// Inline asm support
|
|
|
|
ConstraintType getConstraintType(const std::string &Constraint) const;
|
|
|
|
|
|
|
|
std::pair<unsigned, const TargetRegisterClass*>
|
|
|
|
getRegForInlineAsmConstraint(const std::string &Constraint,
|
2008-06-06 12:08:01 +00:00
|
|
|
MVT VT) const;
|
2007-08-21 16:09:25 +00:00
|
|
|
|
|
|
|
std::vector<unsigned>
|
|
|
|
getRegClassForInlineAsmConstraint(const std::string &Constraint,
|
2008-06-06 12:08:01 +00:00
|
|
|
MVT VT) const;
|
2007-06-06 07:42:06 +00:00
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif // MipsISELLOWERING_H
|