2012-02-18 12:03:15 +00:00
|
|
|
//===-- Thumb1InstrInfo.cpp - Thumb-1 Instruction Information -------------===//
|
2009-06-26 21:28:53 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
2009-07-02 22:18:33 +00:00
|
|
|
// This file contains the Thumb-1 implementation of the TargetInstrInfo class.
|
2009-06-26 21:28:53 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2009-11-06 23:52:48 +00:00
|
|
|
#include "Thumb1InstrInfo.h"
|
2009-06-26 21:28:53 +00:00
|
|
|
#include "ARM.h"
|
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
2010-05-22 01:47:14 +00:00
|
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
2009-11-01 22:04:35 +00:00
|
|
|
#include "llvm/CodeGen/MachineMemOperand.h"
|
2012-02-28 23:53:30 +00:00
|
|
|
#include "llvm/MC/MCInst.h"
|
2009-06-26 21:28:53 +00:00
|
|
|
|
|
|
|
using namespace llvm;
|
|
|
|
|
2009-11-02 00:10:38 +00:00
|
|
|
Thumb1InstrInfo::Thumb1InstrInfo(const ARMSubtarget &STI)
|
|
|
|
: ARMBaseInstrInfo(STI), RI(*this, STI) {
|
2009-06-26 21:28:53 +00:00
|
|
|
}
|
|
|
|
|
2012-02-28 23:53:30 +00:00
|
|
|
/// getNoopForMachoTarget - Return the noop instruction to use for a noop.
|
|
|
|
void Thumb1InstrInfo::getNoopForMachoTarget(MCInst &NopInst) const {
|
|
|
|
NopInst.setOpcode(ARM::tMOVr);
|
|
|
|
NopInst.addOperand(MCOperand::CreateReg(ARM::R8));
|
|
|
|
NopInst.addOperand(MCOperand::CreateReg(ARM::R8));
|
|
|
|
NopInst.addOperand(MCOperand::CreateImm(ARMCC::AL));
|
|
|
|
NopInst.addOperand(MCOperand::CreateReg(0));
|
|
|
|
}
|
|
|
|
|
2009-07-11 06:43:01 +00:00
|
|
|
unsigned Thumb1InstrInfo::getUnindexedOpcode(unsigned Opc) const {
|
2009-07-08 16:09:28 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-07-11 06:33:54 +00:00
|
|
|
void Thumb1InstrInfo::copyPhysReg(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator I, DebugLoc DL,
|
|
|
|
unsigned DestReg, unsigned SrcReg,
|
|
|
|
bool KillSrc) const {
|
2011-06-30 23:38:17 +00:00
|
|
|
AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::tMOVr), DestReg)
|
2011-06-30 22:10:46 +00:00
|
|
|
.addReg(SrcReg, getKillRegState(KillSrc)));
|
2010-07-11 06:33:54 +00:00
|
|
|
assert(ARM::GPRRegClass.contains(DestReg, SrcReg) &&
|
|
|
|
"Thumb1 can only copy GPR registers");
|
2009-06-26 21:28:53 +00:00
|
|
|
}
|
|
|
|
|
2009-07-02 22:18:33 +00:00
|
|
|
void Thumb1InstrInfo::
|
2009-06-26 21:28:53 +00:00
|
|
|
storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
|
|
|
unsigned SrcReg, bool isKill, int FI,
|
2010-05-06 19:06:44 +00:00
|
|
|
const TargetRegisterClass *RC,
|
|
|
|
const TargetRegisterInfo *TRI) const {
|
2009-08-13 05:40:51 +00:00
|
|
|
assert((RC == ARM::tGPRRegisterClass ||
|
|
|
|
(TargetRegisterInfo::isPhysicalRegister(SrcReg) &&
|
|
|
|
isARMLowRegister(SrcReg))) && "Unknown regclass!");
|
2009-06-26 21:28:53 +00:00
|
|
|
|
2010-01-15 22:21:03 +00:00
|
|
|
if (RC == ARM::tGPRRegisterClass ||
|
|
|
|
(TargetRegisterInfo::isPhysicalRegister(SrcReg) &&
|
|
|
|
isARMLowRegister(SrcReg))) {
|
2010-05-06 19:06:44 +00:00
|
|
|
DebugLoc DL;
|
|
|
|
if (I != MBB.end()) DL = I->getDebugLoc();
|
|
|
|
|
2009-11-01 22:04:35 +00:00
|
|
|
MachineFunction &MF = *MBB.getParent();
|
|
|
|
MachineFrameInfo &MFI = *MF.getFrameInfo();
|
|
|
|
MachineMemOperand *MMO =
|
2011-11-15 07:34:52 +00:00
|
|
|
MF.getMachineMemOperand(MachinePointerInfo::getFixedStack(FI),
|
2010-09-21 04:39:43 +00:00
|
|
|
MachineMemOperand::MOStore,
|
2009-11-01 22:04:35 +00:00
|
|
|
MFI.getObjectSize(FI),
|
|
|
|
MFI.getObjectAlignment(FI));
|
2011-06-29 20:26:39 +00:00
|
|
|
AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::tSTRspi))
|
2009-07-11 06:43:01 +00:00
|
|
|
.addReg(SrcReg, getKillRegState(isKill))
|
2009-11-01 22:04:35 +00:00
|
|
|
.addFrameIndex(FI).addImm(0).addMemOperand(MMO));
|
2009-06-26 21:28:53 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-07-02 22:18:33 +00:00
|
|
|
void Thumb1InstrInfo::
|
2009-06-26 21:28:53 +00:00
|
|
|
loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
|
|
|
unsigned DestReg, int FI,
|
2010-05-06 19:06:44 +00:00
|
|
|
const TargetRegisterClass *RC,
|
|
|
|
const TargetRegisterInfo *TRI) const {
|
2009-08-13 05:40:51 +00:00
|
|
|
assert((RC == ARM::tGPRRegisterClass ||
|
|
|
|
(TargetRegisterInfo::isPhysicalRegister(DestReg) &&
|
|
|
|
isARMLowRegister(DestReg))) && "Unknown regclass!");
|
2009-06-26 21:28:53 +00:00
|
|
|
|
2010-01-15 22:21:03 +00:00
|
|
|
if (RC == ARM::tGPRRegisterClass ||
|
|
|
|
(TargetRegisterInfo::isPhysicalRegister(DestReg) &&
|
|
|
|
isARMLowRegister(DestReg))) {
|
2010-05-06 19:06:44 +00:00
|
|
|
DebugLoc DL;
|
|
|
|
if (I != MBB.end()) DL = I->getDebugLoc();
|
|
|
|
|
2009-11-01 22:04:35 +00:00
|
|
|
MachineFunction &MF = *MBB.getParent();
|
|
|
|
MachineFrameInfo &MFI = *MF.getFrameInfo();
|
|
|
|
MachineMemOperand *MMO =
|
2011-11-15 07:34:52 +00:00
|
|
|
MF.getMachineMemOperand(MachinePointerInfo::getFixedStack(FI),
|
2010-09-21 04:39:43 +00:00
|
|
|
MachineMemOperand::MOLoad,
|
2009-11-01 22:04:35 +00:00
|
|
|
MFI.getObjectSize(FI),
|
|
|
|
MFI.getObjectAlignment(FI));
|
2011-06-29 20:26:39 +00:00
|
|
|
AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::tLDRspi), DestReg)
|
2009-11-01 22:04:35 +00:00
|
|
|
.addFrameIndex(FI).addImm(0).addMemOperand(MMO));
|
2009-06-26 21:28:53 +00:00
|
|
|
}
|
|
|
|
}
|