2007-06-06 07:42:06 +00:00
|
|
|
//===- MipsRegisterInfo.h - Mips Register Information Impl ------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by Bruno Cardoso Lopes and is distributed under the
|
|
|
|
// University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the Mips implementation of the MRegisterInfo class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef MIPSREGISTERINFO_H
|
|
|
|
#define MIPSREGISTERINFO_H
|
|
|
|
|
|
|
|
#include "llvm/Target/MRegisterInfo.h"
|
|
|
|
#include "MipsGenRegisterInfo.h.inc"
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
|
|
|
class TargetInstrInfo;
|
|
|
|
class Type;
|
|
|
|
|
|
|
|
struct MipsRegisterInfo : public MipsGenRegisterInfo {
|
|
|
|
const TargetInstrInfo &TII;
|
|
|
|
|
|
|
|
MipsRegisterInfo(const TargetInstrInfo &tii);
|
|
|
|
|
2007-08-28 05:13:42 +00:00
|
|
|
/// getRegisterNumbering - Given the enum value for some register, e.g.
|
|
|
|
/// Mips::RA, return the number that it corresponds to (e.g. 31).
|
|
|
|
static unsigned getRegisterNumbering(unsigned RegEnum);
|
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
/// Code Generation virtual methods...
|
|
|
|
void storeRegToStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
unsigned SrcReg, int FrameIndex,
|
|
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
|
2007-10-05 01:32:41 +00:00
|
|
|
void storeRegToAddr(MachineFunction &MF, unsigned SrcReg,
|
2007-10-18 22:40:57 +00:00
|
|
|
SmallVectorImpl<MachineOperand> &Addr,
|
2007-10-05 01:32:41 +00:00
|
|
|
const TargetRegisterClass *RC,
|
2007-10-18 21:29:24 +00:00
|
|
|
SmallVectorImpl<MachineInstr*> &NewMIs) const;
|
2007-10-05 01:32:41 +00:00
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
unsigned DestReg, int FrameIndex,
|
|
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
|
2007-10-05 01:32:41 +00:00
|
|
|
void loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
|
2007-10-18 22:40:57 +00:00
|
|
|
SmallVectorImpl<MachineOperand> &Addr,
|
2007-10-05 01:32:41 +00:00
|
|
|
const TargetRegisterClass *RC,
|
2007-10-18 21:29:24 +00:00
|
|
|
SmallVectorImpl<MachineInstr*> &NewMIs) const;
|
2007-10-05 01:32:41 +00:00
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
void reMaterialize(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI,
|
|
|
|
unsigned DestReg, const MachineInstr *Orig) const;
|
|
|
|
|
|
|
|
MachineInstr* foldMemoryOperand(MachineInstr* MI, unsigned OpNum,
|
|
|
|
int FrameIndex) const;
|
|
|
|
|
2007-08-30 05:52:20 +00:00
|
|
|
MachineInstr* foldMemoryOperand(MachineInstr* MI, unsigned OpNum,
|
2007-11-05 03:02:32 +00:00
|
|
|
MachineInstr* LoadMI) const;
|
2007-08-30 05:52:20 +00:00
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
void copyRegToReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
|
|
|
|
unsigned DestReg, unsigned SrcReg,
|
2007-09-26 06:25:56 +00:00
|
|
|
const TargetRegisterClass *DestRC,
|
|
|
|
const TargetRegisterClass *SrcRC) const;
|
2007-06-06 07:42:06 +00:00
|
|
|
|
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
const unsigned *getCalleeSavedRegs(const MachineFunction* MF = 0) const;
|
2007-06-06 07:42:06 +00:00
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
const TargetRegisterClass* const*
|
|
|
|
getCalleeSavedRegClasses(const MachineFunction* MF = 0) const;
|
2007-06-06 07:42:06 +00:00
|
|
|
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
|
|
|
|
bool hasFP(const MachineFunction &MF) const;
|
|
|
|
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
|
|
MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
|
2007-08-28 05:13:42 +00:00
|
|
|
/// Stack Frame Processing Methods
|
2007-06-06 07:42:06 +00:00
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
|
|
|
|
|
|
|
void processFunctionBeforeFrameFinalized(MachineFunction &MF) const;
|
|
|
|
|
|
|
|
void emitPrologue(MachineFunction &MF) const;
|
|
|
|
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
|
|
|
|
|
2007-08-28 05:13:42 +00:00
|
|
|
/// Debug information queries.
|
2007-06-06 07:42:06 +00:00
|
|
|
unsigned getRARegister() const;
|
|
|
|
unsigned getFrameRegister(MachineFunction &MF) const;
|
|
|
|
|
2007-08-28 05:13:42 +00:00
|
|
|
/// Exception handling queries.
|
2007-06-06 07:42:06 +00:00
|
|
|
unsigned getEHExceptionRegister() const;
|
|
|
|
unsigned getEHHandlerRegister() const;
|
|
|
|
};
|
|
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
|
|
|
|
#endif
|