2012-12-11 21:25:42 +00:00
|
|
|
//===-- R600RegisterInfo.h - R600 Register Info Interface ------*- C++ -*--===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
/// \file
|
|
|
|
/// \brief Interface definition for R600RegisterInfo
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef R600REGISTERINFO_H_
|
|
|
|
#define R600REGISTERINFO_H_
|
|
|
|
|
|
|
|
#include "AMDGPURegisterInfo.h"
|
2013-01-02 10:22:59 +00:00
|
|
|
#include "AMDGPUTargetMachine.h"
|
2012-12-11 21:25:42 +00:00
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
|
|
|
class R600TargetMachine;
|
|
|
|
|
|
|
|
struct R600RegisterInfo : public AMDGPURegisterInfo {
|
|
|
|
AMDGPUTargetMachine &TM;
|
2013-05-17 16:50:56 +00:00
|
|
|
RegClassWeight RCW;
|
2012-12-11 21:25:42 +00:00
|
|
|
|
2013-06-07 20:28:55 +00:00
|
|
|
R600RegisterInfo(AMDGPUTargetMachine &tm);
|
2012-12-11 21:25:42 +00:00
|
|
|
|
2014-04-29 07:57:24 +00:00
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
2012-12-11 21:25:42 +00:00
|
|
|
|
|
|
|
/// \param RC is an AMDIL reg class.
|
|
|
|
///
|
|
|
|
/// \returns the R600 reg class that is equivalent to \p RC.
|
2014-04-29 07:57:24 +00:00
|
|
|
const TargetRegisterClass *getISARegClass(
|
|
|
|
const TargetRegisterClass *RC) const override;
|
2012-12-11 21:25:42 +00:00
|
|
|
|
|
|
|
/// \brief get the HW encoding for a register's channel.
|
|
|
|
unsigned getHWRegChan(unsigned reg) const;
|
|
|
|
|
2014-04-29 07:57:24 +00:00
|
|
|
unsigned getHWRegIndex(unsigned Reg) const override;
|
2013-11-13 23:36:50 +00:00
|
|
|
|
2012-12-11 21:25:42 +00:00
|
|
|
/// \brief get the register class of the specified type to use in the
|
|
|
|
/// CFGStructurizer
|
2014-04-29 07:57:24 +00:00
|
|
|
const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override;
|
2012-12-11 21:25:42 +00:00
|
|
|
|
2014-04-29 07:57:24 +00:00
|
|
|
const RegClassWeight &
|
|
|
|
getRegClassWeight(const TargetRegisterClass *RC) const override;
|
2013-05-17 16:50:56 +00:00
|
|
|
|
2013-11-15 00:12:45 +00:00
|
|
|
// \returns true if \p Reg can be defined in one ALU caluse and used in another.
|
2014-04-30 05:53:27 +00:00
|
|
|
bool isPhysRegLiveAcrossClauses(unsigned Reg) const;
|
2012-12-11 21:25:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
} // End namespace llvm
|
|
|
|
|
|
|
|
#endif // AMDIDSAREGISTERINFO_H_
|