2012-07-31 22:50:19 +00:00
|
|
|
//===-- Mips16FrameLowering.cpp - Mips16 Frame Information ----------------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the Mips16 implementation of TargetFrameLowering class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#include "Mips16FrameLowering.h"
|
|
|
|
#include "MCTargetDesc/MipsBaseInfo.h"
|
2013-01-02 10:22:59 +00:00
|
|
|
#include "Mips16InstrInfo.h"
|
2012-12-03 16:50:05 +00:00
|
|
|
#include "MipsInstrInfo.h"
|
2013-12-10 14:29:38 +00:00
|
|
|
#include "MipsRegisterInfo.h"
|
2014-07-02 23:29:55 +00:00
|
|
|
#include "MipsSubtarget.h"
|
2012-07-31 22:50:19 +00:00
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
|
|
#include "llvm/CodeGen/MachineModuleInfo.h"
|
|
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
2013-01-02 11:36:10 +00:00
|
|
|
#include "llvm/IR/DataLayout.h"
|
|
|
|
#include "llvm/IR/Function.h"
|
2012-07-31 22:50:19 +00:00
|
|
|
#include "llvm/Support/CommandLine.h"
|
2012-12-03 16:50:05 +00:00
|
|
|
#include "llvm/Target/TargetOptions.h"
|
2012-07-31 22:50:19 +00:00
|
|
|
|
|
|
|
using namespace llvm;
|
|
|
|
|
2014-07-02 23:29:55 +00:00
|
|
|
Mips16FrameLowering::Mips16FrameLowering(const MipsSubtarget &STI)
|
|
|
|
: MipsFrameLowering(STI, STI.stackAlignment()) {}
|
|
|
|
|
2012-07-31 22:50:19 +00:00
|
|
|
void Mips16FrameLowering::emitPrologue(MachineFunction &MF) const {
|
|
|
|
MachineBasicBlock &MBB = MF.front();
|
|
|
|
MachineFrameInfo *MFI = MF.getFrameInfo();
|
2012-12-20 04:07:42 +00:00
|
|
|
const Mips16InstrInfo &TII =
|
2015-01-29 23:27:36 +00:00
|
|
|
*static_cast<const Mips16InstrInfo *>(STI.getInstrInfo());
|
2012-07-31 22:50:19 +00:00
|
|
|
MachineBasicBlock::iterator MBBI = MBB.begin();
|
|
|
|
DebugLoc dl = MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc();
|
|
|
|
uint64_t StackSize = MFI->getStackSize();
|
|
|
|
|
|
|
|
// No need to allocate space on the stack.
|
|
|
|
if (StackSize == 0 && !MFI->adjustsStack()) return;
|
|
|
|
|
2012-12-20 06:59:37 +00:00
|
|
|
MachineModuleInfo &MMI = MF.getMMI();
|
2013-06-18 07:20:20 +00:00
|
|
|
const MCRegisterInfo *MRI = MMI.getContext().getRegisterInfo();
|
2012-12-20 06:59:37 +00:00
|
|
|
MachineLocation DstML, SrcML;
|
|
|
|
|
2012-07-31 22:50:19 +00:00
|
|
|
// Adjust stack.
|
2012-12-20 04:07:42 +00:00
|
|
|
TII.makeFrame(Mips::SP, StackSize, MBB, MBBI);
|
2012-10-28 06:02:37 +00:00
|
|
|
|
2012-12-20 06:59:37 +00:00
|
|
|
// emit ".cfi_def_cfa_offset StackSize"
|
2014-03-07 06:08:31 +00:00
|
|
|
unsigned CFIIndex = MMI.addFrameInst(
|
|
|
|
MCCFIInstruction::createDefCfaOffset(nullptr, -StackSize));
|
|
|
|
BuildMI(MBB, MBBI, dl, TII.get(TargetOpcode::CFI_INSTRUCTION))
|
|
|
|
.addCFIIndex(CFIIndex);
|
2012-12-20 06:59:37 +00:00
|
|
|
|
2013-12-15 20:49:30 +00:00
|
|
|
const std::vector<CalleeSavedInfo> &CSI = MFI->getCalleeSavedInfo();
|
|
|
|
|
|
|
|
if (CSI.size()) {
|
2013-12-15 23:03:35 +00:00
|
|
|
const std::vector<CalleeSavedInfo> &CSI = MFI->getCalleeSavedInfo();
|
2012-12-20 06:59:37 +00:00
|
|
|
|
2013-12-15 23:03:35 +00:00
|
|
|
for (std::vector<CalleeSavedInfo>::const_iterator I = CSI.begin(),
|
2013-12-15 20:49:30 +00:00
|
|
|
E = CSI.end(); I != E; ++I) {
|
2013-12-15 23:03:35 +00:00
|
|
|
int64_t Offset = MFI->getObjectOffset(I->getFrameIdx());
|
|
|
|
unsigned Reg = I->getReg();
|
|
|
|
unsigned DReg = MRI->getDwarfRegNum(Reg, true);
|
2014-03-07 06:08:31 +00:00
|
|
|
unsigned CFIIndex = MMI.addFrameInst(
|
|
|
|
MCCFIInstruction::createOffset(nullptr, DReg, Offset));
|
|
|
|
BuildMI(MBB, MBBI, dl, TII.get(TargetOpcode::CFI_INSTRUCTION))
|
|
|
|
.addCFIIndex(CFIIndex);
|
2013-12-15 23:03:35 +00:00
|
|
|
}
|
2013-12-15 20:49:30 +00:00
|
|
|
}
|
2012-10-28 06:02:37 +00:00
|
|
|
if (hasFP(MF))
|
|
|
|
BuildMI(MBB, MBBI, dl, TII.get(Mips::MoveR3216), Mips::S0)
|
2014-04-14 22:21:22 +00:00
|
|
|
.addReg(Mips::SP).setMIFlag(MachineInstr::FrameSetup);
|
2012-10-28 06:02:37 +00:00
|
|
|
|
2012-07-31 22:50:19 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void Mips16FrameLowering::emitEpilogue(MachineFunction &MF,
|
|
|
|
MachineBasicBlock &MBB) const {
|
|
|
|
MachineBasicBlock::iterator MBBI = MBB.getLastNonDebugInstr();
|
|
|
|
MachineFrameInfo *MFI = MF.getFrameInfo();
|
2012-12-20 04:07:42 +00:00
|
|
|
const Mips16InstrInfo &TII =
|
2015-01-29 23:27:36 +00:00
|
|
|
*static_cast<const Mips16InstrInfo *>(STI.getInstrInfo());
|
2012-07-31 22:50:19 +00:00
|
|
|
DebugLoc dl = MBBI->getDebugLoc();
|
|
|
|
uint64_t StackSize = MFI->getStackSize();
|
|
|
|
|
|
|
|
if (!StackSize)
|
|
|
|
return;
|
|
|
|
|
2012-10-28 06:02:37 +00:00
|
|
|
if (hasFP(MF))
|
|
|
|
BuildMI(MBB, MBBI, dl, TII.get(Mips::Move32R16), Mips::SP)
|
|
|
|
.addReg(Mips::S0);
|
|
|
|
|
2012-07-31 22:50:19 +00:00
|
|
|
// Adjust stack.
|
2012-12-20 04:07:42 +00:00
|
|
|
// assumes stacksize multiple of 8
|
|
|
|
TII.restoreFrame(Mips::SP, StackSize, MBB, MBBI);
|
2012-07-31 22:50:19 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
bool Mips16FrameLowering::
|
|
|
|
spillCalleeSavedRegisters(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MI,
|
|
|
|
const std::vector<CalleeSavedInfo> &CSI,
|
|
|
|
const TargetRegisterInfo *TRI) const {
|
2012-09-21 01:08:16 +00:00
|
|
|
MachineFunction *MF = MBB.getParent();
|
|
|
|
MachineBasicBlock *EntryBlock = MF->begin();
|
|
|
|
|
|
|
|
//
|
|
|
|
// Registers RA, S0,S1 are the callee saved registers and they
|
|
|
|
// will be saved with the "save" instruction
|
|
|
|
// during emitPrologue
|
|
|
|
//
|
|
|
|
for (unsigned i = 0, e = CSI.size(); i != e; ++i) {
|
|
|
|
// Add the callee-saved register as live-in. Do not add if the register is
|
|
|
|
// RA and return address is taken, because it has already been added in
|
|
|
|
// method MipsTargetLowering::LowerRETURNADDR.
|
|
|
|
// It's killed at the spill, unless the register is RA and return address
|
|
|
|
// is taken.
|
|
|
|
unsigned Reg = CSI[i].getReg();
|
|
|
|
bool IsRAAndRetAddrIsTaken = (Reg == Mips::RA)
|
|
|
|
&& MF->getFrameInfo()->isReturnAddressTaken();
|
|
|
|
if (!IsRAAndRetAddrIsTaken)
|
|
|
|
EntryBlock->addLiveIn(Reg);
|
|
|
|
}
|
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool Mips16FrameLowering::restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MI,
|
|
|
|
const std::vector<CalleeSavedInfo> &CSI,
|
|
|
|
const TargetRegisterInfo *TRI) const {
|
|
|
|
//
|
|
|
|
// Registers RA,S0,S1 are the callee saved registers and they will be restored
|
|
|
|
// with the restore instruction during emitEpilogue.
|
|
|
|
// We need to override this virtual function, otherwise llvm will try and
|
|
|
|
// restore the registers on it's on from the stack.
|
|
|
|
//
|
|
|
|
|
2012-07-31 22:50:19 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2013-02-21 20:05:00 +00:00
|
|
|
// Eliminate ADJCALLSTACKDOWN, ADJCALLSTACKUP pseudo instructions
|
|
|
|
void Mips16FrameLowering::
|
|
|
|
eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator I) const {
|
|
|
|
if (!hasReservedCallFrame(MF)) {
|
|
|
|
int64_t Amount = I->getOperand(0).getImm();
|
|
|
|
|
|
|
|
if (I->getOpcode() == Mips::ADJCALLSTACKDOWN)
|
|
|
|
Amount = -Amount;
|
|
|
|
|
|
|
|
const Mips16InstrInfo &TII =
|
2015-01-29 23:27:36 +00:00
|
|
|
*static_cast<const Mips16InstrInfo *>(STI.getInstrInfo());
|
2013-02-21 20:05:00 +00:00
|
|
|
|
|
|
|
TII.adjustStackPtr(Mips::SP, Amount, MBB, I);
|
|
|
|
}
|
|
|
|
|
|
|
|
MBB.erase(I);
|
|
|
|
}
|
|
|
|
|
2012-07-31 22:50:19 +00:00
|
|
|
bool
|
|
|
|
Mips16FrameLowering::hasReservedCallFrame(const MachineFunction &MF) const {
|
2012-10-31 05:21:10 +00:00
|
|
|
const MachineFrameInfo *MFI = MF.getFrameInfo();
|
|
|
|
// Reserve call frame if the size of the maximum call frame fits into 15-bit
|
|
|
|
// immediate field and there are no variable sized objects on the stack.
|
|
|
|
return isInt<15>(MFI->getMaxCallFrameSize()) && !MFI->hasVarSizedObjects();
|
2012-07-31 22:50:19 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void Mips16FrameLowering::
|
|
|
|
processFunctionBeforeCalleeSavedScan(MachineFunction &MF,
|
|
|
|
RegScavenger *RS) const {
|
2013-12-15 20:49:30 +00:00
|
|
|
const Mips16InstrInfo &TII =
|
2015-01-29 23:27:36 +00:00
|
|
|
*static_cast<const Mips16InstrInfo *>(STI.getInstrInfo());
|
2013-12-15 20:49:30 +00:00
|
|
|
const MipsRegisterInfo &RI = TII.getRegisterInfo();
|
|
|
|
const BitVector Reserved = RI.getReservedRegs(MF);
|
|
|
|
bool SaveS2 = Reserved[Mips::S2];
|
|
|
|
if (SaveS2)
|
|
|
|
MF.getRegInfo().setPhysRegUsed(Mips::S2);
|
|
|
|
if (hasFP(MF))
|
|
|
|
MF.getRegInfo().setPhysRegUsed(Mips::S0);
|
2012-07-31 22:50:19 +00:00
|
|
|
}
|
2012-08-02 18:21:47 +00:00
|
|
|
|
|
|
|
const MipsFrameLowering *
|
|
|
|
llvm::createMips16FrameLowering(const MipsSubtarget &ST) {
|
|
|
|
return new Mips16FrameLowering(ST);
|
|
|
|
}
|