mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
Update test to be more explicit about what instruction sequences are expected for each operation.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@85689 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1b98ff3e4f
commit
07d236ba88
@ -2,7 +2,10 @@
|
||||
|
||||
define i64 @f0(i64 %A, i64 %B) {
|
||||
; CHECK: f0
|
||||
; CHECK: rrx
|
||||
; CHECK: movs r3, r3, lsr #1
|
||||
; CHECK-NEXT: mov r2, r2, rrx
|
||||
; CHECK-NEXT: subs r0, r0, r2
|
||||
; CHECK-NEXT: sbc r1, r1, r3
|
||||
%tmp = bitcast i64 %A to i64
|
||||
%tmp2 = lshr i64 %B, 1
|
||||
%tmp3 = sub i64 %tmp, %tmp2
|
||||
@ -19,7 +22,12 @@ define i32 @f1(i64 %x, i64 %y) {
|
||||
|
||||
define i32 @f2(i64 %x, i64 %y) {
|
||||
; CHECK: f2
|
||||
; CHECK: movge r0, r1, asr r2
|
||||
; CHECK: mov r0, r0, lsr r2
|
||||
; CHECK-NEXT: rsb r3, r2, #32
|
||||
; CHECK-NEXT: sub r2, r2, #32
|
||||
; CHECK-NEXT: cmp r2, #0
|
||||
; CHECK-NEXT: orr r0, r0, r1, lsl r3
|
||||
; CHECK-NEXT: movge r0, r1, asr r2
|
||||
%a = ashr i64 %x, %y
|
||||
%b = trunc i64 %a to i32
|
||||
ret i32 %b
|
||||
@ -27,7 +35,12 @@ define i32 @f2(i64 %x, i64 %y) {
|
||||
|
||||
define i32 @f3(i64 %x, i64 %y) {
|
||||
; CHECK: f3
|
||||
; CHECK: movge r0, r1, lsr r2
|
||||
; CHECK: mov r0, r0, lsr r2
|
||||
; CHECK-NEXT: rsb r3, r2, #32
|
||||
; CHECK-NEXT: sub r2, r2, #32
|
||||
; CHECK-NEXT: cmp r2, #0
|
||||
; CHECK-NEXT: orr r0, r0, r1, lsl r3
|
||||
; CHECK-NEXT: movge r0, r1, lsr r2
|
||||
%a = lshr i64 %x, %y
|
||||
%b = trunc i64 %a to i32
|
||||
ret i32 %b
|
||||
|
Loading…
Reference in New Issue
Block a user