6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-19 19:31:50 +00:00
Code Issues Projects Releases Wiki Activity

Add an ISD::FPOW node type.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@42879 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2007-10-11 23:06:37 +00:00
parent 68ac767e1e
commit 07f04fd574
2 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
include/llvm/CodeGen/SelectionDAGNodes.h
View File

@ -408,10 +408,10 @@ namespace ISD {
// conversions, but that is a noop, deleted by getNode().
BIT_CONVERT,
// FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI - Perform unary floating point
// negation, absolute value, square root, sine and cosine, and powi
// FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW - Perform unary floating point
// negation, absolute value, square root, sine and cosine, powi, and pow
// operations.
FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI,
FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW,
// LOAD and STORE have token chains as their first operand, then the same
// operands as an LLVM load/store instruction, then an offset node that

1
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -3602,6 +3602,7 @@ std::string SDNode::getOperationName(const SelectionDAG *G) const {
case ISD::FSIN: return "fsin";
case ISD::FCOS: return "fcos";
case ISD::FPOWI: return "fpowi";
case ISD::FPOW: return "fpow";
// Binary operators
case ISD::ADD: return "add";