mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
Expand i32/i64 CopyToReg f32/f64 to BIT_CONVERT + CopyToReg.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@32493 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
c35010d3a4
commit
0ca67332fa
@ -3942,6 +3942,9 @@ SDOperand SelectionDAGLowering::CopyValueToVirtualRegister(Value *V,
|
|||||||
else
|
else
|
||||||
Op = DAG.getNode(ISD::ANY_EXTEND, DestVT, Op);
|
Op = DAG.getNode(ISD::ANY_EXTEND, DestVT, Op);
|
||||||
return DAG.getCopyToReg(getRoot(), Reg, Op);
|
return DAG.getCopyToReg(getRoot(), Reg, Op);
|
||||||
|
} else if (SrcVT == MVT::f32 || SrcVT == MVT::f64) {
|
||||||
|
return DAG.getCopyToReg(getRoot(), Reg,
|
||||||
|
DAG.getNode(ISD::BIT_CONVERT, DestVT, Op));
|
||||||
} else {
|
} else {
|
||||||
// The src value is expanded into multiple registers.
|
// The src value is expanded into multiple registers.
|
||||||
SDOperand Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, DestVT,
|
SDOperand Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, DestVT,
|
||||||
|
Loading…
Reference in New Issue
Block a user