6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-13 09:33:50 +00:00
Code Issues Projects Releases Wiki Activity

Avoid emitting an extra copy on each 32-bit operation

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12743 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-04-07 04:36:53 +00:00
parent 88ddd4a07d
commit 0d538bbec2
4 changed files with 44 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
lib/Target/Sparc/InstSelectSimple.cpp
View File

@ -161,6 +161,12 @@ static TypeClass getClass (const Type *T) {
return cByte; return cByte;
} }
} }
static TypeClass getClassB(const Type *T) {
if (T == Type::BoolTy) return cByte;
return getClass(T);
}
/// copyConstantToRegister - Output the instructions required to put the /// copyConstantToRegister - Output the instructions required to put the
/// specified constant into the specified register. /// specified constant into the specified register.
@ -280,9 +286,8 @@ void V8ISel::visitReturnInst(ReturnInst &I) {
visitInstruction (I); visitInstruction (I);
return; return;
} }
} else if (I.getNumOperands () != 1) {
visitInstruction (I);
} }
// Just emit a 'retl' instruction to return. // Just emit a 'retl' instruction to return.
BuildMI(BB, V8::RETL, 0); BuildMI(BB, V8::RETL, 0);
return; return;
@ -293,7 +298,9 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
unsigned Op0Reg = getReg (I.getOperand (0)); unsigned Op0Reg = getReg (I.getOperand (0));
unsigned Op1Reg = getReg (I.getOperand (1)); unsigned Op1Reg = getReg (I.getOperand (1));
unsigned ResultReg = makeAnotherReg (I.getType ()); unsigned ResultReg = DestReg;
if (getClassB(I.getType()) != cInt)
ResultReg = makeAnotherReg (I.getType ());
unsigned OpCase = ~0; unsigned OpCase = ~0;
// FIXME: support long, ulong, fp. // FIXME: support long, ulong, fp.
@ -368,7 +375,7 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
} }
break; break;
case cInt: case cInt:
BuildMI (BB, V8::ORrr, 2, DestReg).addReg (V8::G0).addReg (ResultReg); // Nothing todo here.
break; break;
default: default:
visitInstruction (I); visitInstruction (I);

15
lib/Target/Sparc/SparcV8ISelSimple.cpp
View File

@ -161,6 +161,12 @@ static TypeClass getClass (const Type *T) {
return cByte; return cByte;
} }
} }
static TypeClass getClassB(const Type *T) {
if (T == Type::BoolTy) return cByte;
return getClass(T);
}
/// copyConstantToRegister - Output the instructions required to put the /// copyConstantToRegister - Output the instructions required to put the
/// specified constant into the specified register. /// specified constant into the specified register.
@ -280,9 +286,8 @@ void V8ISel::visitReturnInst(ReturnInst &I) {
visitInstruction (I); visitInstruction (I);
return; return;
} }
} else if (I.getNumOperands () != 1) {
visitInstruction (I);
} }
// Just emit a 'retl' instruction to return. // Just emit a 'retl' instruction to return.
BuildMI(BB, V8::RETL, 0); BuildMI(BB, V8::RETL, 0);
return; return;
@ -293,7 +298,9 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
unsigned Op0Reg = getReg (I.getOperand (0)); unsigned Op0Reg = getReg (I.getOperand (0));
unsigned Op1Reg = getReg (I.getOperand (1)); unsigned Op1Reg = getReg (I.getOperand (1));
unsigned ResultReg = makeAnotherReg (I.getType ()); unsigned ResultReg = DestReg;
if (getClassB(I.getType()) != cInt)
ResultReg = makeAnotherReg (I.getType ());
unsigned OpCase = ~0; unsigned OpCase = ~0;
// FIXME: support long, ulong, fp. // FIXME: support long, ulong, fp.
@ -368,7 +375,7 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
} }
break; break;
case cInt: case cInt:
BuildMI (BB, V8::ORrr, 2, DestReg).addReg (V8::G0).addReg (ResultReg); // Nothing todo here.
break; break;
default: default:
visitInstruction (I); visitInstruction (I);

15
lib/Target/SparcV8/InstSelectSimple.cpp
View File

@ -161,6 +161,12 @@ static TypeClass getClass (const Type *T) {
return cByte; return cByte;
} }
} }
static TypeClass getClassB(const Type *T) {
if (T == Type::BoolTy) return cByte;
return getClass(T);
}
/// copyConstantToRegister - Output the instructions required to put the /// copyConstantToRegister - Output the instructions required to put the
/// specified constant into the specified register. /// specified constant into the specified register.
@ -280,9 +286,8 @@ void V8ISel::visitReturnInst(ReturnInst &I) {
visitInstruction (I); visitInstruction (I);
return; return;
} }
} else if (I.getNumOperands () != 1) {
visitInstruction (I);
} }
// Just emit a 'retl' instruction to return. // Just emit a 'retl' instruction to return.
BuildMI(BB, V8::RETL, 0); BuildMI(BB, V8::RETL, 0);
return; return;
@ -293,7 +298,9 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
unsigned Op0Reg = getReg (I.getOperand (0)); unsigned Op0Reg = getReg (I.getOperand (0));
unsigned Op1Reg = getReg (I.getOperand (1)); unsigned Op1Reg = getReg (I.getOperand (1));
unsigned ResultReg = makeAnotherReg (I.getType ()); unsigned ResultReg = DestReg;
if (getClassB(I.getType()) != cInt)
ResultReg = makeAnotherReg (I.getType ());
unsigned OpCase = ~0; unsigned OpCase = ~0;
// FIXME: support long, ulong, fp. // FIXME: support long, ulong, fp.
@ -368,7 +375,7 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
} }
break; break;
case cInt: case cInt:
BuildMI (BB, V8::ORrr, 2, DestReg).addReg (V8::G0).addReg (ResultReg); // Nothing todo here.
break; break;
default: default:
visitInstruction (I); visitInstruction (I);

15
lib/Target/SparcV8/SparcV8ISelSimple.cpp
View File

@ -161,6 +161,12 @@ static TypeClass getClass (const Type *T) {
return cByte; return cByte;
} }
} }
static TypeClass getClassB(const Type *T) {
if (T == Type::BoolTy) return cByte;
return getClass(T);
}
/// copyConstantToRegister - Output the instructions required to put the /// copyConstantToRegister - Output the instructions required to put the
/// specified constant into the specified register. /// specified constant into the specified register.
@ -280,9 +286,8 @@ void V8ISel::visitReturnInst(ReturnInst &I) {
visitInstruction (I); visitInstruction (I);
return; return;
} }
} else if (I.getNumOperands () != 1) {
visitInstruction (I);
} }
// Just emit a 'retl' instruction to return. // Just emit a 'retl' instruction to return.
BuildMI(BB, V8::RETL, 0); BuildMI(BB, V8::RETL, 0);
return; return;
@ -293,7 +298,9 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
unsigned Op0Reg = getReg (I.getOperand (0)); unsigned Op0Reg = getReg (I.getOperand (0));
unsigned Op1Reg = getReg (I.getOperand (1)); unsigned Op1Reg = getReg (I.getOperand (1));
unsigned ResultReg = makeAnotherReg (I.getType ()); unsigned ResultReg = DestReg;
if (getClassB(I.getType()) != cInt)
ResultReg = makeAnotherReg (I.getType ());
unsigned OpCase = ~0; unsigned OpCase = ~0;
// FIXME: support long, ulong, fp. // FIXME: support long, ulong, fp.
@ -368,7 +375,7 @@ void V8ISel::visitBinaryOperator (Instruction &I) {
} }
break; break;
case cInt: case cInt:
BuildMI (BB, V8::ORrr, 2, DestReg).addReg (V8::G0).addReg (ResultReg); // Nothing todo here.
break; break;
default: default:
visitInstruction (I); visitInstruction (I);