6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-17 21:29:20 +00:00
Code Issues Projects Releases Wiki Activity

don't insert an and node if it isn't needed here, this can prevent folding

Browse Source 
of lowered target nodes.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25804 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-01-30 04:22:28 +00:00
parent c6fd6cd65c
commit 0e753d617b
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -1284,7 +1284,9 @@ SDOperand SelectionDAGLegalize::LegalizeOp(SDOperand Op) {
} else { } else {
// Make sure the condition is either zero or one. It may have been // Make sure the condition is either zero or one. It may have been
// promoted from something else. // promoted from something else.
Tmp1 = DAG.getZeroExtendInReg(Tmp1, MVT::i1); unsigned NumBits = MVT::getSizeInBits(Tmp1.getValueType());
if (!TLI.MaskedValueIsZero(Tmp1, (~0ULL >> (64-NumBits))^1))
Tmp1 = DAG.getZeroExtendInReg(Tmp1, MVT::i1);
Result = DAG.getSelectCC(Tmp1, Result = DAG.getSelectCC(Tmp1,
DAG.getConstant(0, Tmp1.getValueType()), DAG.getConstant(0, Tmp1.getValueType()),
Tmp2, Tmp3, ISD::SETNE); Tmp2, Tmp3, ISD::SETNE);