6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

Move some useful operands up into the all-targets .td

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47115 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman
2008-02-14 07:25:46 +00:00
parent f504eefb6e
commit 0fec975a18
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/CellSPU/SPUOperands.td
View File

@@ -538,9 +538,6 @@ def rotNeg7imm_i16 : Operand<i16> {
let PrintMethod = "printROTNeg7Imm";
}
// Floating point immediate operands
def f32imm : Operand<f32>;
def target : Operand<OtherVT> {
let PrintMethod = "printBranchOperand";
}

3
lib/Target/Target.td
View File

@@ -277,6 +277,9 @@ def i16imm : Operand<i16>;
def i32imm : Operand<i32>;
def i64imm : Operand<i64>;
def f32imm : Operand<f32>;
def f64imm : Operand<f64>;
/// zero_reg definition - Special node to stand for the zero register.
///
def zero_reg;