6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 04:29:21 +00:00
Code Issues Projects Releases Wiki Activity

implement add_parts/sub_parts.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@19714 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-01-20 18:50:55 +00:00
parent 5880b9fa3e
commit 17eee18f40
1 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -889,7 +889,12 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
default:
// FIXME: MEMOIZE!!
SDNode *N = new SDNode(Opcode, Children);
N->setValueTypes(VT);
if (Opcode != ISD::ADD_PARTS && Opcode != ISD::SUB_PARTS) {
N->setValueTypes(VT);
} else {
std::vector<MVT::ValueType> V(N->getNumOperands()/2, VT);
N->setValueTypes(V);
}
AllNodes.push_back(N);
return SDOperand(N, 0);
}
@ -1075,8 +1080,8 @@ const char *SDNode::getOperationName() const {
case ISD::SRL: return "srl";
case ISD::SELECT: return "select";
case ISD::ADDC: return "addc";
case ISD::SUBB: return "subb";
case ISD::ADD_PARTS: return "add_parts";
case ISD::SUB_PARTS: return "sub_parts";
// Conversion operators.
case ISD::SIGN_EXTEND: return "sign_extend";