6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

add a bad case evan though of.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35296 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2007-03-24 06:01:32 +00:00
parent f244252740
commit 1a77a556cd
1 changed files with 32 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

32
lib/Target/README.txt
View File

@@ -377,3 +377,35 @@ Promote for i32 bswap can use i64 bswap + shr. Useful on targets with 64-bit
regs and bswap, like itanium. regs and bswap, like itanium.
//===---------------------------------------------------------------------===// //===---------------------------------------------------------------------===//
LSR should know what GPR types a target has. This code:
volatile short X, Y; // globals
void foo(int N) {
int i;
for (i = 0; i < N; i++) { X = i; Y = i*4; }
}
produces two identical IV's (after promotion) on PPC/ARM:
LBB1_1: @bb.preheader
mov r3, #0
mov r2, r3
mov r1, r3
LBB1_2: @bb
ldr r12, LCPI1_0
ldr r12, [r12]
strh r2, [r12]
ldr r12, LCPI1_1
ldr r12, [r12]
strh r3, [r12]
add r1, r1, #1 <- [0,+,1]
add r3, r3, #4
add r2, r2, #1 <- [0,+,1]
cmp r1, r0
bne LBB1_2 @bb
//===---------------------------------------------------------------------===//