6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

SelectionDAG: Clarify comments from r191600

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@191724 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tom Stellard 2013-10-01 02:09:00 +00:00
parent 70c1ea493e
commit 20a3bc600c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -1598,7 +1598,7 @@ void SelectionDAGLegalize::ExpandDYNAMIC_STACKALLOC(SDNode* Node,
/// LegalizeSetCCCondCode - Legalize a SETCC with given LHS and RHS and
/// condition code CC on the current target.
/// If the SETCC has been legalized using AND / OR, then the legalized node
/// will be stored in LHS and RHS and CC will be set to SDValue().
/// will be stored in LHS. RHS and CC will be set to SDValue().
/// If the SETCC has been legalized by using getSetCCSwappedOperands(),
/// then the values of LHS and RHS will be swapped and CC will be set to the
/// new condition.
@ -3629,7 +3629,7 @@ void SelectionDAGLegalize::ExpandNode(SDNode *Node) {
if (Legalized) {
// If we exapanded the SETCC by swapping LHS and RHS, create a new SETCC
// node..
// node.
if (Tmp3.getNode())
Tmp1 = DAG.getNode(ISD::SETCC, dl, Node->getValueType(0),
Tmp1, Tmp2, Tmp3);