6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-19 06:31:18 +00:00
Code Issues Projects Releases Wiki Activity

Comment.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@33633 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-01-29 22:23:02 +00:00
parent 78268b9436
commit 24f7fb3267
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMRegisterInfo.td
View File

@ -97,7 +97,7 @@ def GPR : RegisterClass<"ARM", [i32], 32, [R0, R1, R2, R3, R4, R5, R6,
}]; }];
// FIXME: We are reserving r12 in case the PEI needs to use it to // FIXME: We are reserving r12 in case the PEI needs to use it to
// generate large stack offset. Make it available once we have register // generate large stack offset. Make it available once we have register
// scavenging. // scavenging. Similarly r3 is reserved in Thumb mode for now.
let MethodBodies = [{ let MethodBodies = [{
// FP is R11, R9 is available. // FP is R11, R9 is available.
static const unsigned ARM_GPR_AO_1[] = { static const unsigned ARM_GPR_AO_1[] = {