Add a perf optzn corresponding to PR1033.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@32229 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-12-05 18:25:10 +00:00
parent 399610a2e6
commit 2beb136e0b

View File

@ -18,6 +18,11 @@ Think about doing i64 math in SSE regs.
//===---------------------------------------------------------------------===//
Bitcast to<->from SSE registers should use movd/movq instead of going through
the stack. Testcase here: CodeGen/X86/bitcast.ll
//===---------------------------------------------------------------------===//
This testcase should have no SSE instructions in it, and only one load from
a constant pool: