6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-17 18:24:34 +00:00
Code Issues Projects Releases Wiki Activity

Factor out dbg_value comment printing and teach MC asm printing to use it.

Browse Source 
This should make the arm-linux self-host buildbot happy again.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@114964 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach
2010-09-28 17:05:56 +00:00
parent 53725bc57a
commit 2d0f53bd63
1 changed files with 29 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

42
lib/Target/ARM/ARMAsmPrinter.cpp
View File

@@ -212,6 +212,8 @@ namespace {
void EmitStartOfAsmFile(Module &M); void EmitStartOfAsmFile(Module &M);
void EmitEndOfAsmFile(Module &M); void EmitEndOfAsmFile(Module &M);
void PrintDebugValueComment(const MachineInstr *MI, raw_ostream &OS);
MachineLocation getDebugValueLocation(const MachineInstr *MI) const { MachineLocation getDebugValueLocation(const MachineInstr *MI) const {
MachineLocation Location; MachineLocation Location;
assert (MI->getNumOperands() == 4 && "Invalid no. of machine operands!"); assert (MI->getNumOperands() == 4 && "Invalid no. of machine operands!");
@@ -1146,19 +1148,7 @@ void ARMAsmPrinter::EmitInstruction(const MachineInstr *MI) {
SmallString<128> Str; SmallString<128> Str;
raw_svector_ostream OS(Str); raw_svector_ostream OS(Str);
if (MI->getOpcode() == ARM::DBG_VALUE) { if (MI->getOpcode() == ARM::DBG_VALUE) {
unsigned NOps = MI->getNumOperands(); PrintDebugValueComment(MI, OS);
assert(NOps==4);
OS << '\t' << MAI->getCommentString() << "DEBUG_VALUE: ";
// cast away const; DIetc do not take const operands for some reason.
DIVariable V(const_cast<MDNode *>(MI->getOperand(NOps-1).getMetadata()));
OS << V.getName();
OS << " <- ";
// Frame address. Currently handles register +- offset only.
assert(MI->getOperand(0).isReg() && MI->getOperand(1).isImm());
OS << '['; printOperand(MI, 0, OS); OS << '+'; printOperand(MI, 1, OS);
OS << ']';
OS << "+";
printOperand(MI, NOps-2, OS);
} else if (MI->getOpcode() == ARM::MOVs) { } else if (MI->getOpcode() == ARM::MOVs) {
// FIXME: Thumb variants? // FIXME: Thumb variants?
const MachineOperand &Dst = MI->getOperand(0); const MachineOperand &Dst = MI->getOperand(0);
@@ -1503,12 +1493,38 @@ void ARMAsmPrinter::EmitJump2Table(const MachineInstr *MI) {
EmitAlignment(1); EmitAlignment(1);
} }
void ARMAsmPrinter::PrintDebugValueComment(const MachineInstr *MI,
raw_ostream &OS) {
unsigned NOps = MI->getNumOperands();
assert(NOps==4);
OS << '\t' << MAI->getCommentString() << "DEBUG_VALUE: ";
// cast away const; DIetc do not take const operands for some reason.
DIVariable V(const_cast<MDNode *>(MI->getOperand(NOps-1).getMetadata()));
OS << V.getName();
OS << " <- ";
// Frame address. Currently handles register +- offset only.
assert(MI->getOperand(0).isReg() && MI->getOperand(1).isImm());
OS << '['; printOperand(MI, 0, OS); OS << '+'; printOperand(MI, 1, OS);
OS << ']';
OS << "+";
printOperand(MI, NOps-2, OS);
}
void ARMAsmPrinter::printInstructionThroughMCStreamer(const MachineInstr *MI) { void ARMAsmPrinter::printInstructionThroughMCStreamer(const MachineInstr *MI) {
ARMMCInstLower MCInstLowering(OutContext, *Mang, *this); ARMMCInstLower MCInstLowering(OutContext, *Mang, *this);
switch (MI->getOpcode()) { switch (MI->getOpcode()) {
case ARM::t2MOVi32imm: case ARM::t2MOVi32imm:
assert(0 && "Should be lowered by thumb2it pass"); assert(0 && "Should be lowered by thumb2it pass");
default: break; default: break;
case ARM::DBG_VALUE: {
if (isVerbose() && OutStreamer.hasRawTextSupport()) {
SmallString<128> TmpStr;
raw_svector_ostream OS(TmpStr);
PrintDebugValueComment(MI, OS);
OutStreamer.EmitRawText(StringRef(OS.str()));
}
return;
}
case ARM::tPICADD: { case ARM::tPICADD: {
// This is a pseudo op for a label + instruction sequence, which looks like: // This is a pseudo op for a label + instruction sequence, which looks like:
// LPC0: // LPC0: