mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
64-bit FP loads & stores operate on both NEON and VFP pipelines.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@85765 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
f95215f551
commit
2e1da9fea4
@ -1074,6 +1074,9 @@ class ADI5<bits<4> opcod1, bits<2> opcod2, dag oops, dag iops,
|
||||
let Inst{27-24} = opcod1;
|
||||
let Inst{21-20} = opcod2;
|
||||
let Inst{11-8} = 0b1011;
|
||||
|
||||
// 64-bit loads & stores operate on both NEON and VFP pipelines.
|
||||
let Dom = VFPNeonDomain.Value;
|
||||
}
|
||||
|
||||
class ASI5<bits<4> opcod1, bits<2> opcod2, dag oops, dag iops,
|
||||
@ -1095,6 +1098,9 @@ class AXDI5<dag oops, dag iops, InstrItinClass itin,
|
||||
// TODO: Mark the instructions with the appropriate subtarget info.
|
||||
let Inst{27-25} = 0b110;
|
||||
let Inst{11-8} = 0b1011;
|
||||
|
||||
// 64-bit loads & stores operate on both NEON and VFP pipelines.
|
||||
let Dom = VFPNeonDomain.Value;
|
||||
}
|
||||
|
||||
class AXSI5<dag oops, dag iops, InstrItinClass itin,
|
||||
|
37
test/CodeGen/ARM/2009-11-01-NeonMoves.ll
Normal file
37
test/CodeGen/ARM/2009-11-01-NeonMoves.ll
Normal file
@ -0,0 +1,37 @@
|
||||
; RUN: llc -mcpu=cortex-a8 < %s | grep vmov | count 1
|
||||
|
||||
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
|
||||
target triple = "armv7-eabi"
|
||||
|
||||
%foo = type { <4 x float> }
|
||||
|
||||
define arm_aapcs_vfpcc void @bar(%foo* noalias sret %agg.result, <4 x float> %quat.0) nounwind {
|
||||
entry:
|
||||
%quat_addr = alloca %foo, align 16 ; <%foo*> [#uses=2]
|
||||
%0 = getelementptr inbounds %foo* %quat_addr, i32 0, i32 0 ; <<4 x float>*> [#uses=1]
|
||||
store <4 x float> %quat.0, <4 x float>* %0
|
||||
%1 = call arm_aapcs_vfpcc <4 x float> @quux(%foo* %quat_addr) nounwind ; <<4 x float>> [#uses=3]
|
||||
%2 = fmul <4 x float> %1, %1 ; <<4 x float>> [#uses=2]
|
||||
%3 = shufflevector <4 x float> %2, <4 x float> undef, <2 x i32> <i32 0, i32 1> ; <<2 x float>> [#uses=1]
|
||||
%4 = shufflevector <4 x float> %2, <4 x float> undef, <2 x i32> <i32 2, i32 3> ; <<2 x float>> [#uses=1]
|
||||
%5 = call <2 x float> @llvm.arm.neon.vpadd.v2f32(<2 x float> %3, <2 x float> %4) nounwind ; <<2 x float>> [#uses=2]
|
||||
%6 = call <2 x float> @llvm.arm.neon.vpadd.v2f32(<2 x float> %5, <2 x float> %5) nounwind ; <<2 x float>> [#uses=2]
|
||||
%7 = shufflevector <2 x float> %6, <2 x float> %6, <4 x i32> <i32 0, i32 1, i32 2, i32 3> ; <<4 x float>> [#uses=2]
|
||||
%8 = call <4 x float> @llvm.arm.neon.vrsqrte.v4f32(<4 x float> %7) nounwind ; <<4 x float>> [#uses=3]
|
||||
%9 = fmul <4 x float> %8, %8 ; <<4 x float>> [#uses=1]
|
||||
%10 = call <4 x float> @llvm.arm.neon.vrsqrts.v4f32(<4 x float> %9, <4 x float> %7) nounwind ; <<4 x float>> [#uses=1]
|
||||
%11 = fmul <4 x float> %10, %8 ; <<4 x float>> [#uses=1]
|
||||
%12 = fmul <4 x float> %11, %1 ; <<4 x float>> [#uses=1]
|
||||
%13 = call arm_aapcs_vfpcc %foo* @baz(%foo* %agg.result, <4 x float> %12) nounwind ; <%foo*> [#uses=0]
|
||||
ret void
|
||||
}
|
||||
|
||||
declare arm_aapcs_vfpcc %foo* @baz(%foo*, <4 x float>) nounwind
|
||||
|
||||
declare arm_aapcs_vfpcc <4 x float> @quux(%foo* nocapture) nounwind readonly
|
||||
|
||||
declare <2 x float> @llvm.arm.neon.vpadd.v2f32(<2 x float>, <2 x float>) nounwind readnone
|
||||
|
||||
declare <4 x float> @llvm.arm.neon.vrsqrte.v4f32(<4 x float>) nounwind readnone
|
||||
|
||||
declare <4 x float> @llvm.arm.neon.vrsqrts.v4f32(<4 x float>, <4 x float>) nounwind readnone
|
Loading…
Reference in New Issue
Block a user