6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-18 14:31:27 +00:00
Code Issues Projects Releases Wiki Activity

* Get machine instrs from Instructin's by using MachineCodeForInstruction::get

Browse Source 
* Convert a few (*X). to X->


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1643 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2002-02-03 07:28:30 +00:00
parent 56cf02d5a0
commit 3462cae44f
2 changed files with 20 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/CodeGen/InstrSched/InstrScheduling.cpp
View File

@ -10,17 +10,17 @@
//**************************************************************************/ //**************************************************************************/
//************************* User Include Files *****************************/
#include "llvm/CodeGen/InstrScheduling.h" #include "llvm/CodeGen/InstrScheduling.h"
#include "llvm/Analysis/LiveVar/BBLiveVar.h" #include "llvm/Analysis/LiveVar/BBLiveVar.h"
#include "llvm/CodeGen/MachineInstr.h" #include "llvm/CodeGen/MachineInstr.h"
#include "llvm/Instruction.h" #include "llvm/CodeGen/MachineCodeForInstruction.h"
#include "llvm/CodeGen/MachineCodeForMethod.h"
#include "llvm/Target/TargetMachine.h"
#include "Support/CommandLine.h" #include "Support/CommandLine.h"
#include "SchedPriorities.h" #include "SchedPriorities.h"
#include <ext/hash_set>
#include <algorithm> #include <algorithm>
#include <iterator> #include <iterator>
#include <ext/hash_set>
#include <iostream> #include <iostream>
using std::cerr; using std::cerr;
using std::vector; using std::vector;
@ -1284,12 +1284,12 @@ ReplaceNopsWithUsefulInstr(SchedulingManager& S,
// //
static void static void
ChooseInstructionsForDelaySlots(SchedulingManager& S, ChooseInstructionsForDelaySlots(SchedulingManager& S,
const BasicBlock* bb, const BasicBlock *bb,
SchedGraph* graph) SchedGraph *graph)
{ {
const MachineInstrInfo& mii = S.getInstrInfo(); const MachineInstrInfo& mii = S.getInstrInfo();
const TerminatorInst* termInstr = bb->getTerminator(); const TerminatorInst *termInstr = bb->getTerminator();
MachineCodeForVMInstr& termMvec = termInstr->getMachineInstrVec(); MachineCodeForInstruction &termMvec=MachineCodeForInstruction::get(termInstr);
vector<SchedGraphNode*> delayNodeVec; vector<SchedGraphNode*> delayNodeVec;
const MachineInstr* brInstr = NULL; const MachineInstr* brInstr = NULL;
@ -1507,7 +1507,7 @@ ScheduleInstructionsWithSSA(Method* method,
for (SchedGraphSet::const_iterator GI=graphSet.begin(); for (SchedGraphSet::const_iterator GI=graphSet.begin();
GI != graphSet.end(); ++GI) GI != graphSet.end(); ++GI)
{ {
SchedGraph* graph = (*GI).second; SchedGraph* graph = GI->second;
const vector<const BasicBlock*>& bbvec = graph->getBasicBlocks(); const vector<const BasicBlock*>& bbvec = graph->getBasicBlocks();
assert(bbvec.size() == 1 && "Cannot schedule multiple basic blocks"); assert(bbvec.size() == 1 && "Cannot schedule multiple basic blocks");
const BasicBlock* bb = bbvec[0]; const BasicBlock* bb = bbvec[0];
@ -1522,7 +1522,7 @@ ScheduleInstructionsWithSSA(Method* method,
ForwardListSchedule(S); // computes schedule in S ForwardListSchedule(S); // computes schedule in S
RecordSchedule((*GI).first, S); // records schedule in BB RecordSchedule(GI->first, S); // records schedule in BB
} }
if (SchedDebugLevel >= Sched_PrintMachineCode) if (SchedDebugLevel >= Sched_PrintMachineCode)

20
lib/Target/SparcV9/InstrSched/InstrScheduling.cpp
View File

@ -10,17 +10,17 @@
//**************************************************************************/ //**************************************************************************/
//************************* User Include Files *****************************/
#include "llvm/CodeGen/InstrScheduling.h" #include "llvm/CodeGen/InstrScheduling.h"
#include "llvm/Analysis/LiveVar/BBLiveVar.h" #include "llvm/Analysis/LiveVar/BBLiveVar.h"
#include "llvm/CodeGen/MachineInstr.h" #include "llvm/CodeGen/MachineInstr.h"
#include "llvm/Instruction.h" #include "llvm/CodeGen/MachineCodeForInstruction.h"
#include "llvm/CodeGen/MachineCodeForMethod.h"
#include "llvm/Target/TargetMachine.h"
#include "Support/CommandLine.h" #include "Support/CommandLine.h"
#include "SchedPriorities.h" #include "SchedPriorities.h"
#include <ext/hash_set>
#include <algorithm> #include <algorithm>
#include <iterator> #include <iterator>
#include <ext/hash_set>
#include <iostream> #include <iostream>
using std::cerr; using std::cerr;
using std::vector; using std::vector;
@ -1284,12 +1284,12 @@ ReplaceNopsWithUsefulInstr(SchedulingManager& S,
// //
static void static void
ChooseInstructionsForDelaySlots(SchedulingManager& S, ChooseInstructionsForDelaySlots(SchedulingManager& S,
const BasicBlock* bb, const BasicBlock *bb,
SchedGraph* graph) SchedGraph *graph)
{ {
const MachineInstrInfo& mii = S.getInstrInfo(); const MachineInstrInfo& mii = S.getInstrInfo();
const TerminatorInst* termInstr = bb->getTerminator(); const TerminatorInst *termInstr = bb->getTerminator();
MachineCodeForVMInstr& termMvec = termInstr->getMachineInstrVec(); MachineCodeForInstruction &termMvec=MachineCodeForInstruction::get(termInstr);
vector<SchedGraphNode*> delayNodeVec; vector<SchedGraphNode*> delayNodeVec;
const MachineInstr* brInstr = NULL; const MachineInstr* brInstr = NULL;
@ -1507,7 +1507,7 @@ ScheduleInstructionsWithSSA(Method* method,
for (SchedGraphSet::const_iterator GI=graphSet.begin(); for (SchedGraphSet::const_iterator GI=graphSet.begin();
GI != graphSet.end(); ++GI) GI != graphSet.end(); ++GI)
{ {
SchedGraph* graph = (*GI).second; SchedGraph* graph = GI->second;
const vector<const BasicBlock*>& bbvec = graph->getBasicBlocks(); const vector<const BasicBlock*>& bbvec = graph->getBasicBlocks();
assert(bbvec.size() == 1 && "Cannot schedule multiple basic blocks"); assert(bbvec.size() == 1 && "Cannot schedule multiple basic blocks");
const BasicBlock* bb = bbvec[0]; const BasicBlock* bb = bbvec[0];
@ -1522,7 +1522,7 @@ ScheduleInstructionsWithSSA(Method* method,
ForwardListSchedule(S); // computes schedule in S ForwardListSchedule(S); // computes schedule in S
RecordSchedule((*GI).first, S); // records schedule in BB RecordSchedule(GI->first, S); // records schedule in BB
} }
if (SchedDebugLevel >= Sched_PrintMachineCode) if (SchedDebugLevel >= Sched_PrintMachineCode)