6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-04 16:01:46 +00:00
Code Issues Projects Releases Wiki Activity

[PowerPC] Don't crash on PPC32 i64 fp_to_uint on modern cores

Browse Source 
When we have an instruction for this (and, thus, don't generate a runtime
call), we need to custom type legalize this (in a trivial way, just as we do
for fp_to_sint).

Fixes PR23173.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@234561 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Hal Finkel 2015-04-10 03:39:00 +00:00
parent 1810ca3110
commit 36f934a207
2 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/PowerPC/PPCISelLowering.cpp
View File

@ -7702,6 +7702,7 @@ void PPCTargetLowering::ReplaceNodeResults(SDNode *N,
return;
}
case ISD::FP_TO_SINT:
case ISD::FP_TO_UINT:
// LowerFP_TO_INT() can only handle f32 and f64.
if (N->getOperand(0).getValueType() == MVT::ppcf128)
return;

23
test/CodeGen/PowerPC/f32-to-i64.ll Normal file
View File

@ -0,0 +1,23 @@
; RUN: llc < %s | FileCheck %s
target datalayout = "E-m:e-p:32:32-i64:64-n32"
target triple = "powerpc-unknown-unknown"
; Function Attrs: nounwind
define i64 @testullf(float %arg) #0 {
entry:
%arg.addr = alloca float, align 4
store float %arg, float* %arg.addr, align 4
%0 = load float, float* %arg.addr, align 4
%conv = fptoui float %0 to i64
ret i64 %conv
; CHECK-LABEL: @testullf
; CHECK: fctiduz [[REG1:[0-9]+]], 1
; CHECK: stfd [[REG1]], [[OFF:[0-9]+]](1)
; CHECK-DAG: lwz 3, [[OFF]](1)
; CHECK-DAG: lwz 4, {{[0-9]+}}(1)
; CHECK: blr
}
attributes #0 = { nounwind "target-cpu"="a2" }