6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-02 07:11:49 +00:00
Code Issues Projects Releases Wiki Activity

Remove dead code. These ARM instruction definitions no longer exist.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127509 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2011-03-11 23:15:02 +00:00
parent 5380bbf606
commit 3c5edaaf59
2 changed files with 1 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMISelDAGToDAG.cpp
View File

@ -2168,7 +2168,7 @@ SDNode *ARMDAGToDAGISel::SelectCMOVOp(SDNode *N) {
// Emits: (tMOVCCr:i32 GPR:i32:$false, GPR:i32:$true, (imm:i32):$cc)
// Pattern complexity = 6 cost = 11 size = 0
//
// Also FCPYScc and FCPYDcc.
// Also VMOVScc and VMOVDcc.
SDValue Tmp2 = CurDAG->getTargetConstant(CCVal, MVT::i32);
SDValue Ops[] = { FalseVal, TrueVal, Tmp2, CCR, InFlag };
unsigned Opc = 0;

8
utils/TableGen/ARMDecoderEmitter.cpp
View File

@ -1592,14 +1592,6 @@ ARMDEBackend::populateInstruction(const CodeGenInstruction &CGI,
// better off using the generic RSCri and RSCrs instructions.
if (Name == "RSCSri" || Name == "RSCSrs") return false;
// FCYPScc, FCYPDcc, FNEGScc, and FNEGDcc are used in the compiler
// to implement conditional moves. We can ignore them in favor of
// their more generic versions of instructions. See also
// SDNode *ARMDAGToDAGISel::Select(SDValue Op).
if (Name == "FCPYScc" || Name == "FCPYDcc" || Name == "FNEGScc" ||
Name == "FNEGDcc")
return false;
// Bcc is in a more generic form than B. Ignore B when decoding.
if (Name == "B") return false;