6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-01 15:11:24 +00:00
Code Issues Projects Releases Wiki Activity

Remove these, which test for optimizations that

Browse Source 
are not currently done (cf PowerPC/README.txt).



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59456 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dale Johannesen 2008-11-17 18:57:45 +00:00
parent a7647e68a4
commit 3d631c2d5d
2 changed files with 0 additions and 45 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
test/CodeGen/PowerPC/compare-fcmp-ord.ll
View File

@ -1,29 +0,0 @@
; RUN: llvm-as < %s | llc -march=ppc32 | grep or | count 3
; This should produce one 'or' or 'cror' instruction per function.
; XFAIL: *
; RUN: llvm-as < %s | llc -march=ppc32 | grep mfcr | count 3
; PR2964
define i32 @test(double %x, double %y) nounwind {
entry:
%tmp3 = fcmp ole double %x, %y ; <i1> [#uses=1]
%tmp345 = zext i1 %tmp3 to i32 ; <i32> [#uses=1]
ret i32 %tmp345
}
define i32 @test2(double %x, double %y) nounwind {
entry:
%tmp3 = fcmp one double %x, %y ; <i1> [#uses=1]
%tmp345 = zext i1 %tmp3 to i32 ; <i32> [#uses=1]
ret i32 %tmp345
}
define i32 @test3(double %x, double %y) nounwind {
entry:
%tmp3 = fcmp ugt double %x, %y ; <i1> [#uses=1]
%tmp34 = zext i1 %tmp3 to i32 ; <i32> [#uses=1]
ret i32 %tmp34
}

16
test/CodeGen/PowerPC/fnegsel.ll
View File

@ -1,16 +0,0 @@
; RUN: llvm-as < %s | llc -march=ppc32 | not grep fneg
; FSEL is not IEEE-safe, and should not be generated except with
; -enable-finite-only-fp-math. Further, it can't be generated for
; GT ever; it tests for GE. Leaving in the test for now as it may
; be useful as a basis for a correct test.
;
; XFAIL: *
define double @test_FNEG_sel(double %A, double %B, double %C) {
%D = sub double -0.000000e+00, %A ; <double> [#uses=1]
%Cond = fcmp ugt double %D, -0.000000e+00 ; <i1> [#uses=1]
%E = select i1 %Cond, double %B, double %C ; <double> [#uses=1]
ret double %E
}