mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-16 11:24:39 +00:00
FastEmitInst_extractsubreg doesn't need to be passed the register class. It can get it from MachineRegisterInfo instead.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55476 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -195,8 +195,7 @@ protected:
|
||||
|
||||
/// FastEmitInst_extractsubreg - Emit a MachineInstr for an extract_subreg
|
||||
/// from a specified index of a superregister.
|
||||
unsigned FastEmitInst_extractsubreg(const TargetRegisterClass *RC,
|
||||
unsigned Op0, uint32_t Idx);
|
||||
unsigned FastEmitInst_extractsubreg(unsigned Op0, uint32_t Idx);
|
||||
|
||||
private:
|
||||
unsigned getRegForValue(Value *V,
|
||||
|
@@ -587,8 +587,8 @@ unsigned FastISel::FastEmitInst_i(unsigned MachineInstOpcode,
|
||||
return ResultReg;
|
||||
}
|
||||
|
||||
unsigned FastISel::FastEmitInst_extractsubreg(const TargetRegisterClass *RC,
|
||||
unsigned Op0, uint32_t Idx) {
|
||||
unsigned FastISel::FastEmitInst_extractsubreg(unsigned Op0, uint32_t Idx) {
|
||||
const TargetRegisterClass* RC = MRI.getRegClass(Op0);
|
||||
const TargetRegisterClass* SRC = *(RC->subregclasses_begin()+Idx-1);
|
||||
|
||||
unsigned ResultReg = createResultReg(SRC);
|
||||
|
Reference in New Issue
Block a user