6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

FastEmitInst_extractsubreg doesn't need to be passed the register class. It can get it from MachineRegisterInfo instead.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55476 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Owen Anderson
2008-08-28 17:47:37 +00:00
parent f641395435
commit 40a468f249
2 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
include/llvm/CodeGen/FastISel.h
View File

@@ -195,8 +195,7 @@ protected:
/// FastEmitInst_extractsubreg - Emit a MachineInstr for an extract_subreg /// FastEmitInst_extractsubreg - Emit a MachineInstr for an extract_subreg
/// from a specified index of a superregister. /// from a specified index of a superregister.
unsigned FastEmitInst_extractsubreg(const TargetRegisterClass *RC, unsigned FastEmitInst_extractsubreg(unsigned Op0, uint32_t Idx);
unsigned Op0, uint32_t Idx);
private: private:
unsigned getRegForValue(Value *V, unsigned getRegForValue(Value *V,

4
lib/CodeGen/SelectionDAG/FastISel.cpp
View File

@@ -587,8 +587,8 @@ unsigned FastISel::FastEmitInst_i(unsigned MachineInstOpcode,
return ResultReg; return ResultReg;
} }
unsigned FastISel::FastEmitInst_extractsubreg(const TargetRegisterClass *RC, unsigned FastISel::FastEmitInst_extractsubreg(unsigned Op0, uint32_t Idx) {
unsigned Op0, uint32_t Idx) { const TargetRegisterClass* RC = MRI.getRegClass(Op0);
const TargetRegisterClass* SRC = *(RC->subregclasses_begin()+Idx-1); const TargetRegisterClass* SRC = *(RC->subregclasses_begin()+Idx-1);
unsigned ResultReg = createResultReg(SRC); unsigned ResultReg = createResultReg(SRC);