6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-04 10:30:01 +00:00
Code Issues Projects Releases Wiki Activity

Translate llvm target registers to dwarf register numbers properly.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27180 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Laskey 2006-03-27 20:18:45 +00:00
parent 30c495e0f7
commit 414e682bac
5 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Alpha/AlphaRegisterInfo.cpp
View File

@ -362,7 +362,7 @@ void AlphaRegisterInfo::getLocation(MachineFunction &MF, unsigned Index,
// FIXME - Needs to handle register variables.
// FIXME - Faking that llvm number is same as gcc numbering.
ML.set((FP ? Alpha::R15 : Alpha::R30) - Alpha::R0,
ML.set(getDwarfRegNum(FP ? Alpha::R15 : Alpha::R30),
MFI->getObjectOffset(Index) + MFI->getStackSize());
}

2
lib/Target/IA64/IA64RegisterInfo.cpp
View File

@ -337,7 +337,7 @@ void IA64RegisterInfo::getLocation(MachineFunction &MF, unsigned Index,
// FIXME - Needs to handle register variables.
// FIXME - Faking that llvm number is same as gcc numbering.
ML.set((FP ? IA64::r5 : IA64::r12) - IA64::r0,
ML.set(getDwarfRegNum(FP ? IA64::r5 : IA64::r12),
MFI->getObjectOffset(Index) + MFI->getStackSize());
}

2
lib/Target/PowerPC/PPCRegisterInfo.cpp
View File

@ -454,7 +454,7 @@ void PPCRegisterInfo::getLocation(MachineFunction &MF, unsigned Index,
// FIXME - Needs to handle register variables.
// FIXME - Faking that llvm number is same as gcc numbering.
ML.set((FP ? PPC::R31 : PPC::R1) - PPC::R0,
ML.set(getDwarfRegNum(FP ? PPC::R31 : PPC::R1),
MFI->getObjectOffset(Index) + MFI->getStackSize());
}

2
lib/Target/Sparc/SparcRegisterInfo.cpp
View File

@ -207,7 +207,7 @@ void SparcRegisterInfo::getLocation(MachineFunction &MF, unsigned Index,
// FIXME - Needs to handle register variables.
// FIXME - Faking that llvm number is same as gcc numbering.
ML.set(SP::G1 - SP::G0,
ML.set(getDwarfRegNum(SP::G1),
MFI->getObjectOffset(Index) + MFI->getStackSize());
}

2
lib/Target/X86/X86RegisterInfo.cpp
View File

@ -693,7 +693,7 @@ void X86RegisterInfo::getLocation(MachineFunction &MF, unsigned Index,
// FIXME - Needs to handle register variables.
// FIXME - Hardcoding gcc numbering.
ML.set(FP ? 6 : 7,
ML.set(getDwarfRegNum(FP ? X86::EBP : X86::ESP),
MFI->getObjectOffset(Index) + MFI->getStackSize());
}