6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

Hook up one type, v4f32, to the VR RegisterClass for now.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24517 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman 2005-11-29 08:17:20 +00:00
parent 9b14f66320
commit 425a96971f
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/PowerPC/PPCISelLowering.cpp
View File

@ -121,6 +121,12 @@ PPCTargetLowering::PPCTargetLowering(TargetMachine &TM)
setOperationAction(ISD::SRA, MVT::i64, Custom); setOperationAction(ISD::SRA, MVT::i64, Custom);
} }
if (TM.getSubtarget<PPCSubtarget>().hasAltivec()) {
// FIXME: AltiVec supports a wide variety of packed types. For now, we're
// bringing up support with just v4f32.
addRegisterClass(MVT::v4f32, PPC::VRRCRegisterClass);
}
setSetCCResultContents(ZeroOrOneSetCCResult); setSetCCResultContents(ZeroOrOneSetCCResult);
computeRegisterProperties(); computeRegisterProperties();