Remove incorrect pattern for ARM SMML instruction.

Patch by Meador Inge.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156989 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tim Northover
2012-05-17 13:12:13 +00:00
parent e9f5d2ea8b
commit 44600d7081
2 changed files with 14 additions and 2 deletions

13
test/CodeGen/ARM/smml.ll Normal file
View File

@@ -0,0 +1,13 @@
; RUN: llc < %s -march=arm -mcpu=cortex-a8 | FileCheck %s
define i32 @f(i32 %a, i32 %b, i32 %c) nounwind readnone ssp {
entry:
; CHECK-NOT: smmls
%conv4 = zext i32 %a to i64
%conv1 = sext i32 %b to i64
%conv2 = sext i32 %c to i64
%mul = mul nsw i64 %conv2, %conv1
%shr5 = lshr i64 %mul, 32
%sub = sub nsw i64 %conv4, %shr5
%conv3 = trunc i64 %sub to i32
ret i32 %conv3
}