6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 02:29:22 +00:00
Code Issues Projects Releases Wiki Activity

Have HexagonSelectionDAGInfo take a DataLayout rather than a

Browse Source 
target machine since that's all it needs.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211822 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher 2014-06-27 00:18:25 +00:00
parent 1ecbab2b1a
commit 460f2ac45f
3 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Hexagon/HexagonSelectionDAGInfo.cpp
View File

@ -18,8 +18,8 @@ using namespace llvm;
bool llvm::flag_aligned_memcpy;
HexagonSelectionDAGInfo::HexagonSelectionDAGInfo(const HexagonTargetMachine &TM)
: TargetSelectionDAGInfo(TM.getDataLayout()) {}
HexagonSelectionDAGInfo::HexagonSelectionDAGInfo(const DataLayout &DL)
: TargetSelectionDAGInfo(&DL) {}
HexagonSelectionDAGInfo::~HexagonSelectionDAGInfo() {
}

4
lib/Target/Hexagon/HexagonSelectionDAGInfo.h
View File

@ -18,11 +18,9 @@
namespace llvm {
class HexagonTargetMachine;
class HexagonSelectionDAGInfo : public TargetSelectionDAGInfo {
public:
explicit HexagonSelectionDAGInfo(const HexagonTargetMachine &TM);
explicit HexagonSelectionDAGInfo(const DataLayout &DL);
~HexagonSelectionDAGInfo();
SDValue EmitTargetCodeForMemcpy(SelectionDAG &DAG, SDLoc dl,

2
lib/Target/Hexagon/HexagonTargetMachine.cpp
View File

@ -71,7 +71,7 @@ HexagonTargetMachine::HexagonTargetMachine(const Target &T, StringRef TT,
CodeGenOpt::Level OL)
: LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
DL("e-m:e-p:32:32-i1:32-i64:64-a:0-n32"), Subtarget(TT, CPU, FS),
InstrInfo(Subtarget), TLInfo(*this), TSInfo(*this),
InstrInfo(Subtarget), TLInfo(*this), TSInfo(DL),
FrameLowering() {
initAsmInfo();
}