mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-13 04:30:23 +00:00
[ARM] Make helper function static.
This one had a declaration but it differed from the definition so the declaration was actually dead. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@239157 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
ed3a7f5f4c
commit
474d2e0f05
@ -270,10 +270,7 @@ static int getLoadStoreMultipleOpcode(unsigned Opcode, ARM_AM::AMSubMode Mode) {
|
||||
}
|
||||
}
|
||||
|
||||
namespace llvm {
|
||||
namespace ARM_AM {
|
||||
|
||||
AMSubMode getLoadStoreMultipleSubMode(unsigned Opcode) {
|
||||
static ARM_AM::AMSubMode getLoadStoreMultipleSubMode(unsigned Opcode) {
|
||||
switch (Opcode) {
|
||||
default: llvm_unreachable("Unhandled opcode!");
|
||||
case ARM::LDMIA_RET:
|
||||
@ -327,9 +324,6 @@ AMSubMode getLoadStoreMultipleSubMode(unsigned Opcode) {
|
||||
}
|
||||
}
|
||||
|
||||
} // end namespace ARM_AM
|
||||
} // end namespace llvm
|
||||
|
||||
static bool isT1i32Load(unsigned Opc) {
|
||||
return Opc == ARM::tLDRi || Opc == ARM::tLDRspi;
|
||||
}
|
||||
@ -1116,7 +1110,7 @@ bool ARMLoadStoreOpt::MergeBaseUpdateLSMultiple(MachineBasicBlock &MBB,
|
||||
return false;
|
||||
|
||||
bool DoMerge = false;
|
||||
ARM_AM::AMSubMode Mode = ARM_AM::getLoadStoreMultipleSubMode(Opcode);
|
||||
ARM_AM::AMSubMode Mode = getLoadStoreMultipleSubMode(Opcode);
|
||||
|
||||
// Try merging with the previous instruction.
|
||||
MachineBasicBlock::iterator BeginMBBI = MBB.begin();
|
||||
|
@ -622,8 +622,6 @@ namespace ARM_AM {
|
||||
return Value;
|
||||
}
|
||||
|
||||
AMSubMode getLoadStoreMultipleSubMode(int Opcode);
|
||||
|
||||
//===--------------------------------------------------------------------===//
|
||||
// Floating-point Immediates
|
||||
//
|
||||
|
Loading…
Reference in New Issue
Block a user