mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 18:29:46 +00:00
enable fast isel tablegen files for Mips
Reviewers: dsanders Reviewed By: dsanders Differential Revision: http://reviews.llvm.org/D3498 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@207256 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
5410b5acda
commit
4870dae19f
@ -7,6 +7,7 @@ tablegen(LLVM MipsGenCodeEmitter.inc -gen-emitter)
|
||||
tablegen(LLVM MipsGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
|
||||
tablegen(LLVM MipsGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(LLVM MipsGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(LLVM MipsGenFastISel.inc -gen-fast-isel)
|
||||
tablegen(LLVM MipsGenCallingConv.inc -gen-callingconv)
|
||||
tablegen(LLVM MipsGenSubtargetInfo.inc -gen-subtarget)
|
||||
tablegen(LLVM MipsGenAsmMatcher.inc -gen-asm-matcher)
|
||||
|
@ -13,7 +13,7 @@ TARGET = Mips
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = MipsGenRegisterInfo.inc MipsGenInstrInfo.inc \
|
||||
MipsGenAsmWriter.inc MipsGenCodeEmitter.inc \
|
||||
MipsGenAsmWriter.inc MipsGenFastISel.inc MipsGenCodeEmitter.inc \
|
||||
MipsGenDAGISel.inc MipsGenCallingConv.inc \
|
||||
MipsGenSubtargetInfo.inc MipsGenMCCodeEmitter.inc \
|
||||
MipsGenDisassemblerTables.inc \
|
||||
|
Loading…
Reference in New Issue
Block a user