6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

Remove meaningless qualifiers from return types, avoiding compiler warnings.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@44240 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2007-11-19 20:46:23 +00:00
parent daf9bc8eee
commit 50cdabcfd5
6 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/llvm/Analysis/Dominators.h
View File

@ -345,7 +345,7 @@ public:
/// isReachableFromEntry - Return true if A is dominated by the entry
/// block of the function containing it.
const bool isReachableFromEntry(NodeT* A) {
bool isReachableFromEntry(NodeT* A) {
assert (!this->isPostDominator()
&& "This is not implemented for post dominators");
return dominates(&A->getParent()->front(), A);

2
include/llvm/BasicBlock.h
View File

@ -93,7 +93,7 @@ public:
/// null pointer back.
///
TerminatorInst *getTerminator();
const TerminatorInst *const getTerminator() const;
const TerminatorInst *getTerminator() const;
/// Returns a pointer to the first instructon in this block that is not a
/// PHINode instruction. When adding instruction to the beginning of the

4
include/llvm/Target/TargetMachine.h
View File

@ -187,7 +187,7 @@ public:
/// getEnableTailMergeDefault - the default setting for -enable-tail-merge
/// on this target. User flag overrides.
virtual const bool getEnableTailMergeDefault() const { return true; }
virtual bool getEnableTailMergeDefault() const { return true; }
/// addPassesToEmitFile - Add passes to the specified pass manager to get the
/// specified file emitted. Typically this will involve several steps of code
@ -325,7 +325,7 @@ public:
/// getEnableTailMergeDefault - the default setting for -enable-tail-merge
/// on this target. User flag overrides.
virtual const bool getEnableTailMergeDefault() const { return true; }
virtual bool getEnableTailMergeDefault() const { return true; }
};
} // End llvm namespace

2
lib/Target/PowerPC/PPCTargetMachine.cpp
View File

@ -101,7 +101,7 @@ PPCTargetMachine::PPCTargetMachine(const Module &M, const std::string &FS,
/// Override this for PowerPC. Tail merging happily breaks up instruction issue
/// groups, which typically degrades performance.
const bool PPCTargetMachine::getEnableTailMergeDefault() const { return false; }
bool PPCTargetMachine::getEnableTailMergeDefault() const { return false; }
PPC32TargetMachine::PPC32TargetMachine(const Module &M, const std::string &FS)
: PPCTargetMachine(M, FS, false) {

2
lib/Target/PowerPC/PPCTargetMachine.h
View File

@ -73,7 +73,7 @@ public:
bool DumpAsm, MachineCodeEmitter &MCE);
virtual bool addSimpleCodeEmitter(FunctionPassManager &PM, bool Fast,
bool DumpAsm, MachineCodeEmitter &MCE);
virtual const bool getEnableTailMergeDefault() const;
virtual bool getEnableTailMergeDefault() const;
};
/// PPC32TargetMachine - PowerPC 32-bit target machine.

2
lib/VMCore/BasicBlock.cpp
View File

@ -134,7 +134,7 @@ TerminatorInst *BasicBlock::getTerminator() {
return dyn_cast<TerminatorInst>(&InstList.back());
}
const TerminatorInst *const BasicBlock::getTerminator() const {
const TerminatorInst *BasicBlock::getTerminator() const {
if (InstList.empty()) return 0;
return dyn_cast<TerminatorInst>(&InstList.back());
}