6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-29 10:25:12 +00:00
Code Issues Projects Releases Wiki Activity

consistency with other cases, no functionality change

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23524 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2005-09-29 17:38:52 +00:00
parent f13befb456
commit 52897f827e
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/PowerPC/PPCISelPattern.cpp
View File

@@ -1058,6 +1058,8 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) {
DestType = N.getValue(0).getValueType(); DestType = N.getValue(0).getValueType();
if (Result == 1) if (Result == 1)
Result = ExprMap[N.getValue(0)] = MakeReg(DestType); Result = ExprMap[N.getValue(0)] = MakeReg(DestType);
else
ExprMap[N.getValue(1)] = 1;
Tmp1 = dyn_cast<RegisterSDNode>(Node->getOperand(1))->getReg(); Tmp1 = dyn_cast<RegisterSDNode>(Node->getOperand(1))->getReg();
if (MVT::isInteger(DestType)) if (MVT::isInteger(DestType))
BuildMI(BB, PPC::OR, 2, Result).addReg(Tmp1).addReg(Tmp1); BuildMI(BB, PPC::OR, 2, Result).addReg(Tmp1).addReg(Tmp1);