mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-22 10:29:35 +00:00
ARM isel for vld1, opcode selection for register stride post-index pseudos.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@143158 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
e39102819e
commit
55dabaa73a
@ -1562,6 +1562,10 @@ static unsigned getVLDSTRegisterUpdateOpcode(unsigned Opc) {
|
||||
case ARM::VLD1q16wb_fixed: return ARM::VLD1q16wb_register;
|
||||
case ARM::VLD1q32wb_fixed: return ARM::VLD1q32wb_register;
|
||||
case ARM::VLD1q64wb_fixed: return ARM::VLD1q64wb_register;
|
||||
case ARM::VLD1q8PseudoWB_fixed: return ARM::VLD1q8PseudoWB_register;
|
||||
case ARM::VLD1q16PseudoWB_fixed: return ARM::VLD1q16PseudoWB_register;
|
||||
case ARM::VLD1q32PseudoWB_fixed: return ARM::VLD1q32PseudoWB_register;
|
||||
case ARM::VLD1q64PseudoWB_fixed: return ARM::VLD1q64PseudoWB_register;
|
||||
}
|
||||
return Opc; // If not one we handle, return it unchanged.
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user