6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-07 12:28:24 +00:00
Code Issues Projects Releases Wiki Activity

Add missing mayLoad / mayStore flags to instruction definitions without patterns,

Browse Source 
which fixes all of the CodeGen/MBlaze verifier failures.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@131595 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Cameron Zwarich
2011-05-18 23:03:10 +00:00
parent f0542c07f7
commit 631fcbf810
1 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/MBlaze/MBlazeInstrInfo.td
View File

@@ -245,20 +245,25 @@ class PatCmp<bits<6> op, bits<11> flags, string instr_asm> :
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Memory Access Instructions // Memory Access Instructions
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
let mayLoad = 1 in {
class LoadM<bits<6> op, bits<11> flags, string instr_asm> : class LoadM<bits<6> op, bits<11> flags, string instr_asm> :
TA<op, flags, (outs GPR:$dst), (ins memrr:$addr), TA<op, flags, (outs GPR:$dst), (ins memrr:$addr),
!strconcat(instr_asm, " $dst, $addr"), !strconcat(instr_asm, " $dst, $addr"),
[], IIC_MEMl>; [], IIC_MEMl>;
}
class LoadMI<bits<6> op, string instr_asm, PatFrag OpNode> : class LoadMI<bits<6> op, string instr_asm, PatFrag OpNode> :
TB<op, (outs GPR:$dst), (ins memri:$addr), TB<op, (outs GPR:$dst), (ins memri:$addr),
!strconcat(instr_asm, " $dst, $addr"), !strconcat(instr_asm, " $dst, $addr"),
[(set (i32 GPR:$dst), (OpNode iaddr:$addr))], IIC_MEMl>; [(set (i32 GPR:$dst), (OpNode iaddr:$addr))], IIC_MEMl>;
let mayStore = 1 in {
class StoreM<bits<6> op, bits<11> flags, string instr_asm> : class StoreM<bits<6> op, bits<11> flags, string instr_asm> :
TA<op, flags, (outs), (ins GPR:$dst, memrr:$addr), TA<op, flags, (outs), (ins GPR:$dst, memrr:$addr),
!strconcat(instr_asm, " $dst, $addr"), !strconcat(instr_asm, " $dst, $addr"),
[], IIC_MEMs>; [], IIC_MEMs>;
}
class StoreMI<bits<6> op, string instr_asm, PatFrag OpNode> : class StoreMI<bits<6> op, string instr_asm, PatFrag OpNode> :
TB<op, (outs), (ins GPR:$dst, memri:$addr), TB<op, (outs), (ins GPR:$dst, memri:$addr),